# 900, 900/L, 900/H CPU Core Different Points

There are 3 type CPU core : ① 900, ② 900/L, ③ 900/H in TLCS-900 series and they are different from following points.

CPU Different Point	① 900	② 900/L	③ 900/H	
CPU Operating mode	System/Normal mode	System mode	System mode	
CPU Register mode	After reset, the mode is set to MIN (minimum) mode. The MAX mode is set by a 'MAX' instruction.	After reset, the mode is set to MAX (maximum) mode. The MIN mode is set by a 'MIN' instruction.	MAX (maximum) mode only.	
Interrupt vector formula	Restart formula	Vector formula	Vector formula	
Normal Stack Pointer XNSP	exist	not exist	not exist	
Interrupt Nesting Counter INTNEST	not exist	exist	exist	
Operating Voltage	5 V ± 10 %	2.7~5.5 V	5 V ± 10 %	

Figure 1 CPU Different Points

TLCS-900 CPU

### 1. OUTLINE

The TLCS-900 series has an original Toshiba high-performance 16-bit CPU. Combining the CPU with various I/O function blocks (such as timers, serial I/Os, ADs) creates broad possibilities in application fields.

The TLCS-900 CPU, being 16-bit CPU, has a 32-bit/16-bit register bank configuration, therefore it is suitable as an embedded controller.

The TLCS-900 CPU features are as follows:

#### (1)TLCS-90 extended architecture

Upward compatibility on mnemonic and register set levels

### (2)General-purpose registers

• All 8 registers usable as accumulator

#### (3)Register bank system

• Minimum mode: eight 16-bit register banks

• Maximum mode: four 32-bit register banks

(4)16M-byte linear address space; 9 types addressing modes

## (5) Dynamic bus sizing system

• Can consist 8- / 16-bit external data bus together

## (6) High reliability

- Supporting system mode and normal mode (900)
- Supporting only system mode (900/L, 900/H)

# (7)Orthogonal instruction sets

- 8-/16-/32-bit data transfer/arithmetic instructions
- 16-bit multiplication/division

 $16 \times 16$  to 32-bits (signed/unsigned)

32 ÷ 16 to 16 bits ··· remainder 16-bits (unsigned/signed)

- Bit processing including bit arithmetic
- Supporting instruction for C compiler
- Filter calculations: multiplication-addition arithmetic, modulo increment instruction

## (8) High-speed processing

- Minimum instruction execution time: 200 ns at 20 MHz
- Pipeline system with 4-byte instruction queue buffer
- 16-bit ALU

# 2. CPU OPERATING MODES

The 900 has two types of operating modes: system and normal. These modes are switched by instructions or interrupts. In system mode, there are no restrictions on using instructions or registers.

The CPU resources effective in system mode are as follows:

- 1) General-purpose registers
  - Four 16-bit general-purpose registers × 8 banks (minimum mode) or

Four 32-bit general-purpose registers × 4 banks (maximum mode)

- Four 32-bit general-purpose registers (including system stack pointer : XSP)
- 2) Status register (SR): including system mode flag
- 3) Program counter (PC): 32 bits for maximum mode, 16 bits for minimum mode
- 4) Control register: parameter register for high-speed micro DMA, etc.
- 5) Normal stack pointer: accessible as control register (XNSP)
- 6) All CPU instructions
- 7) All built-in I/O registers
- 8) All built-in memories

In normal mode, the ineffective CPU resources are as follows:

- 1) Privileged instructions (PUSH SR, POP SR, EI, DI, RETI, HALT, LDC, etc.)
- 2) Controlling status register (SR) flags
  - $\langle SYSM \rangle$ ,  $\langle IFF0 \sim 2 \rangle$ ,  $\langle MAX \rangle$
- 3) Control register (CR): parameter registers for high-speed micro DMA, etc.
- 4) Built-in I/O registers (depending on products)

Product name	Built-in I/O registers which cannot be accessed in normal mode				
96C141B 96C041B 96CM40, 96PM40 96C031Z	Chip select / wait controller (BnCS registers) n: channel number				

### 5) Built-in memories (depending on products)

Product name	Memories which cannot be accessed in normal mode
96C141B 96C041B 96CM40, 96PM40 96C031Z	Memory blocks whose built-in chip select / wait controller's BnSYS bits are set to 1 (memory space set to system mode) n: channel number

The stack pointers (SP) are provided in both system mode and normal mode, named SYSTEM STACK POINTER and NORMAL STACK POINTER. These pointers are automatically switched when the CPU mode is changed by the NORMAL instruction or an interrupt. In system mode, the normal stack pointer (XNSP) is handled as a control register, and can be accessed by the LDC instruction.

The CPU enters system mode by system reset, as well as by interrupt. The CPU changes from system to normal mode by the NORMAL instruction. The NORMAL instruction resets the <SYSM> bit of the status register (SR) to "0", and sets the CPU to normal mode. Figure (1)-1 shows the mode transition figure.

This makes it possible for an OS-less system to configure software by using system mode only.




Figure (1)-1 The Mode Transition Figure

### 3. REGISTERS

#### 3.1 Register Structure

Figure 3.1 (1) and (2) illustrate the format of registers. The TLCS-900 has two register modes.

① Minimum mode······ 64K-byte program area / 16M-byte data area

Four 16-bit general-purpose registers  $\times$  8 banks

+

Four 32-bit general-purpose registers

+

16-bit program counter

+

Status register

② Maximum mode…… 16M-byte program area / 16M-byte data area

Four 32-bit general-purpose registers  $\times$  4 banks

+

Four 32-bit general-purpose registers

4

32-bit program counter

4

Status register

# Register mode changing

The <MAX> bit in status register (SR) is initialized to "0" and set to Minimum mode by resetting.

The "MAX" instruction changes to Maximum mode. The 900 does not have a "MIN" instruction.

## Stack Pointer

The stack pointer (SP) is provided for each operating mode (System and Normal mode). The system stack pointer (XSP) is set to 100H by resetting.

But the Normal stack pointer (XNSP) is not changed by resetting.




Figure 3.1 (1) Register Format (minimum mode: 64K-byte program area)

Note: The data memory area is 16M-byte.

The whole 16M-byte area can be accessed by using the registers (XIX, XIY, XIZ, XSP) or absolute addressing mode.




Figure 3.1 (2) Register Format (maximum mode: 16M-byte program area)

To change from maximum to minimum mode or from minimum to maximum mode, there is no dedicated instruction; instead, the RETI or POP SR instruction changes the <MAX> bit of the status register (SR).

When the mode changes from minimum to maximum, the 16-bit general-purpose registers (WA, BC, DE, and HL) are extended to 32-bit general-purpose registers (XWA, XBC, XDE, and XHL). The value of the upper 16 bits (that is, bit 16 to bit 31) are undefined. Those registers need to be initialized before use. Changing the mode from minimum to maximum also extends the program counter to 32 bits which automatically writes "0" to the upper 16 bits.

So doing ensures program continuity.

### 3.2 Register Details

### 3.2.1 General-purpose bank registers

As explained in the previous section, the TLCS-900 has two register formats. Which of the register formats is used depends on whether the mode is minimum or maximum. In either way, the register sets and registers in each bank are used exactly the same.

### (1) General-purpose Bank Registers in Minimum Mode

In minimum mode, the following four 16-bit general-purpose registers consisting of 8 banks can be used. The register format in a bank is shown below.

Four 16-bit registers (WA, BC, DE, and HL) are general-purpose registers and can be used as accumulators, index registers, and displacement registers. They can also be used as 8-bit registers (W, A, B, C, D, E, H, and L) to function for example as accumulators.

	4 16 kg 16 kg 16 kg 16 kg 16 kg 18 kg	oits ————————————————————————————————————
WA	W	А
ВС	В	С
DE	D	E
HL	Н	L

## (2) General-purpose Bank Registers in Maximum Mode

In maximum mode, the following four 32-bit general-purpose registers consisting of 4 banks can be used. The register format in a bank is shown below.

Four 32-bit registers (XWA, XBC, XDE, and XHL) are general-purpose registers and can be used as an accumulators and index registers. They can also be XDE used as 16-bit registers (WA, XHL BC, DE, and HL), in which case, the lower 16 bits of the 32-bit registers are assigned.

	<b>←</b> 32 bits -	<ul><li>8 bits</li></ul>	16 bits	→ 
١		W	(WA)	Α
		В	(BC)	С
		D	(DE)	E
		Н	(HL)	L

Note: Round brackets ( ) signify 16-bit registers.


16-bit registers can be used as accumulators, index registers in index addressing mode, and displacement registers. They can also be used as two 8-bit general-purpose registers (W, A, B, C, D, E, H, and L) to function for example as accumulators.

TICS-900 CPU

### 3.2.2 32-bit General-purpose Registers

The TLCS-900 has four 32-bit general-purpose registers (XIX, XIY, XIZ, and XSP). They are fixed, independent of maximum or minimum mode. The register format is shown below.

These registers can also be used as accumulators, index registers, and displacement registers. They can be used XIY either as 16-bit, or 8-bit XIZ registers. Names when registers are used as 8-bit registers are listed later.



#### Stack Pointer

The XSP register is utilized for stack pointers. This register is provided for both SYSTEM and NORMAL mode. Stack pointer for SYSTEM mode is called SYSTEM STACK POINTER, and for NORMAL mode is called NORMAL STACK POINTER. NORMAL and SYSTEM stack pointer are independent and switched automatically by change of the CPU operating mode. In both modes, they are referred to as XSP. The system stack pointer (XSP) is not able to be accessed from normal mode. The normal stack pointer (XSP) is able to be accessed from system mode as one of control registers (CR). In this case, it is referred to as XNSP. The XNSP can be accessed using the (privileged) LDC instruction.

When an interrupt occurs in the normal mode, the CPU enters system mode. At the same time, the normal stack pointer changes automatically to the system stack pointer (XSP). Then the previous normal stack pointer can be changed as a control register. After return using the RETI instruction, the mode and the stack pointers become normal.

After reset, the system stack pointer is initialized to 100H; the normal stack pointer remains undefined. Thus, when changing to normal mode it is necessary to initialize XSP.

### 3.2.3 Status Register (SR)

The status register contains flags indicating the status (operating mode, register format, etc.) of the CPU and operation results. This register consists of two parts. The upper byte of the status register (bits 8 to 15) indicates the CPU status. The lower byte (bits 0 to 7) are referred to as the flag register (F). This indicates the status of the operation result. The TLCS-900 series has two flag registers (F and F'). They can be switched using the EX instruction.

# (1) Upper Byte of Status Register

15	14	13	12	11	10	9	8
SYSM	IFF2	IFF1	IFF0	MAX	RFP2	RFP1	RFP0

## ① SYSM (SYStem Mode)

Indicates the CPU operating mode, system or normal. In system mode, all instructions can be executed. In normal mode, privileged instructions cannot be executed. (If forced, a privilege violation interrupt will occur.)

Initialized to 1 (system mode) by reset. To change to normal mode, use the "NORMAL" instruction. An interrupt automatically causes the mode to change from normal to system.

0	Normal mode
1	System mode

# ② IFF2 to IFF0 (Interrupt mask Flip-Flop2 to 0)

Mask registers with interrupt levels from 1 to 7. Level 7 has the highest priority.

Initialized to 111 by reset.

000	Enables interrupts with level 1 or higher.	<b>←</b>	_
001	Enables interrupts with level 1 or higher.	lacksquare	Same
010	Enables interrupts with level 2 or higher.		
011	Enables interrupts with level 3 or higher.		
100	Enables interrupts with level 4 or higher.		
101	Enables interrupts with level 5 or higher.		
110	Enables interrupts with level 6 or higher.		
111	Enables interrupts with level 7 only (non-maskable interrupt).		

Any value can be set using the EI instruction.

When an interrupt is received, the mask register sets a value higher by 1 than the interrupt level received. When an interrupt with level 7 is received, 111 is set. Unlike with the TLCS-90 series, the EI instruction becomes effective immediately after execution.

# ③ MAX (MINimum / MAXimum)

Bit used to specify the register mode which determines the sizes of the register banks and the program counter.

0	Minimum mode (Initialized by reset)
1	Maximum mode

If the program size exceeds 64K bytes, use the "MAX" instruction to set this register to "1" so that register mode becomes maximum mode.

Initialized to "0" (minimum mode) by reset.

**TOSHIBA** 

TLCS-900 CPU

# 4 RFP2 to RFP0 (Register File Pointer2 to 0)

Indicates the number of register file (register bank) currently being used. Initialized to 000 by reset.

The values in these registers can be operated on using the following three instructions. RFP2 is fixed to 0 in maximum mode. It remains 0 even if an attempt to change it to 1 using following instructions.

LDF imm ; RFP←imm (0 to 7) (200 ns at 20 MHz)
 INCF : RFP←RFP+1 (200 ns at 20 MHz)

• DECF ; RFP $\leftarrow$ RFP-1 (200 ns at 20 MHz)

### (2) Flag Register, F

7	6	5	4	3	2	1	0	_
S	Z	"0"	Н	"0"	V	N	С	: R/W

# 1 S (Sign flag)

"1" is set when the operation result is negative, "0" when positive. (The value of the most significant bit of the operation result is copied.)

# 2 Z (Zero flag)

"1" is set when the operation result is zero, otherwise "0".

# 3 H (Half carry flag)

"1" is set when a carry or borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise "0". With a 32-bit operation instruction, an undefined value is set.

# 4 V (Parity/over-flow flag)

Indicates either parity or overflow, depending on the operation type.

Parity (P): "0" is set when the number of bits set to 1 is odd, "1" when even.

An undefined value is set with a 32-bit operation instruction.

Overflow (V): "0" is set if no overflow, if overflow "1".

# ⑤ N (Negative)

# ADD/SUB flag

"0" is set after an addition instruction such as ADD is executed, "1" after a subtraction instruction such as SUB.

Used when executing the DAA (decimal addition adjust accumulator) instruction.

# 6 C (Carry flag)

"1" is set when a carry or borrow occurs, otherwise "0".

TLCS-900 CPU

## Read and write process of status register

	900
Read from bits 0 to 15	①(PUSH SR (Privileged instruction) POP dst
Write to bits 0 to 15	① POP SR (Privileged instruction)
Only bit 15 <sysm></sysm>	<ol> <li>NORMAL (Privileged instruction)         "0" is written.</li> <li>Interrupt         "1" is written.</li> </ol>
Only bits 14 to 12 <iff2 0="" :=""></iff2>	① El num (Privileged instruction) A value of "num" is written.
Only bit 11 <max></max>	① MAX (Privileged instruction) "1" is written.
Only bits 10 to 8 <rfp2 0="" :=""></rfp2>	① LDF imm ② INCF ③ DECF
Only bits 7 to 0	<ul><li>① PUSH F/POP F</li><li>② EX F, F'</li><li>③ A flag is set indirectly by executing arithmetic instructions etc.</li></ul>

## 3.2.4 Program Counter (PC)

The program counter is a pointer indicating the memory address to be executed next. The program counter bit length depends on whether the register format is in minimum or maximum mode.

In minimum mode, the program counter consists of 16 bits, and a maximum program area of 64K bytes (from addresses 000000H to 00FFFFH) can be accessed.

In maximum mode, the program counter consists of 32 bits. The size of the program area depends on the number of the address pins that the product has. With 24 address pins (A0 to A23), a maximum program area of 16M bytes can be accessed as a linear address space. In this case, the upper 8 bits of the program counter (bits 24 to 31) are ignored.

When the register format changes from minimum to maximum mode, the upper word of the program counter (bits 16 to 31) is extended so that the program counter becomes 32 bits long. This automatically writes "0" to the upper word of the program counter. So doing ensures program continuity.


#### PC after reset

The program counter is initialized to 8000H by reset. Then, the 900 reads program after 8000H and executed.

## 3.2.5 Control registers (CR)

The control registers consist of registers used to control micro DMA operation and a normal stack pointer, which can be accessed in system mode. Control registers can be accessed by using the LDC instruction (privileged instruction for 900), which can only be used in system mode.

Control registers are illustrated below.



() : Word register name (16 bits) <> : Long word register name (32 bits)

For micro DMA, refer to "Chapter 4 TLCS-900 LSI Devices".

### 3.3 Register Bank Switching

Register banks are classified into the following three types.

Current bank registers Previous bank registers Absolute bank registers

The current bank is indicated by the register file pointer, <RFP>, (status register bits 8 to 10). The registers in the current bank are used as general-purpose registers, as described in the previous section. By changing the contents of the <RFP>, another register bank becomes the current register bank.

The previous bank is indicated by the value obtained by subtracting 1 from the <RFP>. For example, if the current bank is bank 3, bank 2 is the previous bank. The names of registers in the previous bank are indicated with a dash (WA', BC', DE', HL'). The EX instruction (EX A,A') is used to switch between current and previous banks.

All bank registers, including the current and previous ones, have a numerical value (absolute bank number) to indicate the bank. With a register name which includes a numerical value such as RW0, RA0, etc., all bank registers can be used. These registers (that is, all registers) are called absolute bank registers.

The TLCS-900 series CPU is designed to perform optimally when the current bank registers are operated as the working registers. In other words, if the CPU uses other bank registers, its performance degrades somewhat. In order to obtain maximum CPU efficiency, the TLCS-900 series has a function which easily switches register banks.

The bank switching function provides the following advantages:

- Optimum CPU operating efficiency
- Reduced programming size (Object codes)
- Higher response speed and reduced programming size when used as a context switch for an interrupt service routine.

Bank switching is performed by the instructions listed below.

LDF imm: Sets the contents of the immediate value in <RFP>. imm: 0 to 7

INCF : Increments < RFP > by 1.
DECF : Decrements < RFP > by 1.

In minimum mode, the immediate values used by the LDF instruction are from 0 to 7, in maximum mode 0 to 3. If a carry or borrow occurs when the INCF or DECF instruction is executed, it is ignored. The value of the <RFP> rotates. For example, if the INCF instruction is executed with bank 7, the result is bank 0. If the DECF instruction is executed with bank 0, the result is bank 7. Note that careless execution of the INCF or DECF instruction may destroy the contents of the register bank.

### Example of Register Bank Usage

The TLCS-900 series registers are formatted in banks. Banks can be used for processing objectives or interrupt levels. Two examples are given below.

< Example 1> When assigning register banks to interrupt processing routines.

Register bank 0 = Used for the main program and interrupt processing other than that shown below.

Register bank 1 = Used for processing INT0.

Register bank 2 = Used for processing timer 0.

Register bank 3 =Used for processing timer 1.

Register bank 4 = Used for processing A/D converter.

Register bank 5 = Used for processing serial I/O. (Data send)

Register bank 6 = Used for processing serial I/O. (Data receive)

Register bank  $7 = \text{Used for processing } \overline{\text{NMI}}$ .

For example, if a timer 1 interrupt occurs during main program execution, processing jumps to a subroutine as follows. PUSH/POP processing for the register is unnecessary.


LDF 3 ; Sets register bank to 3.  $0.2 \mu s$  (at 20 MHz)

:

RETI ; Returns to previous status including <RFP>.

 $1.2 \mu s (at 20 MHz)$ 

<Example 2> When assigning register banks to their appropriate interrupt level nesting.



Note 1: In the above example, when interrupt nesting exceeds the number of register banks (8), the <RFP> becomes 000 and the contents of register bank 0 are destroyed. However, interrupt levels are usually from 1 to 7, so in most cases nesting will not exceed 8 levels. Unless, that is, multiple NMIs occur. If there is any chance of multiple NMIs occurring, do not use the INCF instruction in the NMI processing routine.

Note 2 : The INCF instruction is used to execute <RFP>  $\leftarrow$  <RFP> + 1.

 $0.2 \mu s$  (at 20 MHz)

**TOSHIBA** 

## 3.4 Accessing General-purpose Registers

The register access code is formatted in a varied code length on byte basis. The current bank registers can be accessed by the shortest code length. All general-purpose registers can be accessed by an instruction code which is 1 byte longer. General-purpose registers are as follows.

# ① General-purpose registers in current bank

(Minimum mode)

	W	(W	A)	Α
	В	(B	C)	С
	D	(D	E)	E
	Н	(H	L)	L

#### (Maximum mode)

QW	(Q¦WA)	QA	<x wa=""  =""></x>	W	(W	Α)	Α	
QB	(Q BC )	QC	<x bc=""  =""></x>	В	(B	C )	С	
QD	(Q DE )	QE	<x de=""></x>	D	(D	Ε)	Ε	
QH	(Q HL )	QL	<x hl=""  =""></x>	Н	(H	L )	L	

( ) : Word register name (16 bits) <> : Long word register name (32 bits)

# ② General-purpose registers in previous bank

(Minimum mode)

	W′	(W	¦Α')	Α'
	В'	(B	('C'	C,
	D'	(D	Ε')	Ε'
	H <i>'</i>	(H	L')	L'

#### (Maximum mode)

QW′	(Q¦WA')	QA′	<b>&lt;</b> X	WA'>	W′	(W   A')	Α'
QB′	(Q BC')	QC′	<x></x>	BC'>	B′	(B   C')	C'
QD′	(Q¦DE')	QE′	< X	DE'>	D'	(D   E')	Ε'
QH′	(Q HL')	QL′	< X	HL'>	Η'	(H ¦L')	L'

# 3 32-bit general-purpose registers


#### (Both minimum and maximum modes)

QIXH	(Q¦IX)	QIXL	< X	IX>	IXH	(I	X)	IXL	
QIYH	(Q IY)	QIYL	< X	IY>	IYH	( I	(Y)	IYL	
QIZH	(Q¦IZ)	QIZL	<b>&lt;</b> X	IZ>	IZH	( I	įΖ)	IZL	
QSPH	(Q SP)	QSPL	< X	SP>	SPH	(S	P)	SPL	

TOSHIBA

# Absolute bank registers

/			
/ N/I in	ımıım	mada	1
LIVIII	1111111111	mode)	,
<b>\</b>			,



() : Word register name (16 bits) <> : Long word register name (32 bits)

## 4. ADDRESSING MODES

The TLCS-900 series has nine addressing modes. These are combined with most instructions to improve CPU processing capabilities.

TLCS-900 series addressing modes are listed below. They cover the entire TLCS-90 addressing modes.

No.	Addressing mode	Description
1.	Register	reg8 reg16 reg32
2.	Immediate	n8 n16 n32
3.	Register indirect	(reg)
4.	Register indirect pre-decrement	( – reg)
5.	Register indirect post-increment	(reg +)
6.	Index	(reg + d8) (reg + d16)
7.	Register index	(reg + reg8) (reg + reg16)
8.	Absolute (Direct addressing mode)	(n8) (n16) (n24)
9.	Relative	(PC + d8) (PC + d16)

- reg 8 : All 8-bit registers such as W, A, B, C, D, E, H, L, etc.
- reg 16 : All 16-bit registers such as WA, BC, DE, HL, IX, IY, IZ, SP, etc.
- reg 32 : All 32-bit registers such as XWA, WBC, XDE, XHL, XIX, XIY, XIZ, XSP, etc.
  - $reg \quad : All~32-bit~registers~such~as~XWA,~WBC,~XDE,~XHL,~XIX,~XIY,~XIZ,~XSP,~etc.$

(Maximum mode)

All 16-bit bank registers such as WA, BC, DE, HL, etc. and XIX, XIY, XIZ, and XSP. (Minimum mode)

- d8 :8-bit displacement (-80 H to + 7 FH)
- d16 : 16-bit displacement (-8000H to +7FFFH)
- n8:8-bit constant (00H to FFH)
- n16:16-bit constant (0000H to FFFFH)
- n32 : 32-bit constant (00000000H to FFFFFFFFH)


Note 1 : Relative addressing mode can only be used with the following instructions: LDAR, JR, JRL, DJNZ, and CALR

Note 2 : In minimum mode, register bank blocks (current bank registers and previous bank registers, and bank 0 to 7 registers) consist of 16 bits. When these 16-bit registers are used for addressing, the CPU extends bits 16 to 31 to 0000H for address calculations.

# (1) Register Addressing Mode

In this mode, the operand is the specified register.

Example: LD HL,IX




The IX register contents, 1234H, are loaded to the HL register.

# (2) Immediate Addressing Mode

In this mode, the operand is in the instruction code.

Example: LD HL,5678H




The immediate data, 5678H, is loaded to the HL register.

## (3) Register Indirect Addressing Mode


In this mode, the operand is the memory address specified by the contents of the register.

Example 1: LD, HL, (XIX) ... in both minimum and maximum modes




Memory data, 2233H, at address 345678H is loaded to the HL register.

Example 2: LD, HL, (BC) ... in minimum mode



In minimum mode, if a bank register (WA, BC, DE, or HL) is used for addressing, address bits 16 to 23 are set to 00H.

Example 3: LD HL,(XBC) ... in maximum mode




In maximum mode, if a bank register (XWA, XBC, XDE, or XHL) is used for addressing, the values of bits 0 to 23 are output to the address bus.

### (4) Register Indirect Pre-decrement Addressing Mode

In this mode, the contents of the register is decremented by the pre-decrement values. In this case, the operand is the memory address specified by the decremented register.

Example 1: LD HL, ( - XIX) ... in both minimum and maximum modes




The pre-decrement values are as follows:

When the size of the operand is one byte (8 bits): -1


When the size of the operand is one word (16 bits): -2

When the size of the operand is one long word (32 bits): -4

Example 2: LD A,(-BC) ... in minimum mode




Example 3: LD XIX,(-XBC) ... in maximum mode




# (5) Register Indirect Post-increment Addressing Mode

In this mode, the operand is the memory address specified by the contents of the register. After the operation, the contents of the register are incremented by the size of the operand.


Example 1: LD HL,(XIX +) ... in both minimum and maximum modes



Example 2: LD XIX,(BC +) ... in minimum mode




Example 3: LD A,(XBC +) ... in maximum mode




## (6) Index Addressing Mode

In this mode, the operand is the memory address obtained by adding the contents of the specified register to the 8- or 16-bit displacement value in the instruction code.


Example 1: LD HL,(XIX + 13H) ... in both minimum and maximum modes



Example 2: LD HL,(BC + 1234H) ... in minimum mode



Example 3: LD HL,(XBC-1000H) ... in maximum mode




The displacement values range from -8000H to +7FFFH.


## (7) Register Index Addressing Mode

In this mode, the operand is the memory address obtained by adding the contents of the register specified as the base to the register specified as the 8- or 16-bit displacement.


Example 1: LD HL,(XIX + A) ... in both minimum and maximum modes



Example 2: LD HL,(BC + DE) ... in minimum mode



Example 3: LD HL,(XBC + DE) ... in maximum mode




### (8) Absolute Addressing Mode


In this mode, the operand is the memory address specified by 1 to 3 bytes in the instruction code. Addresses 000000H to 0000FFH can be specified by 1 byte. Addresses 000000H to 00FFFFH can be specified by 2 bytes. Addresses 000000H to FFFFFFH can be specified by 3 bytes.

In this mode, addressing to 256-byte area (0H to FFH) which can be specified by 1 byte is called the direct addressing mode. In the direct addressing mode, a program memory area and execution time can be cut down.


Example 1: LD HL,(80H)



Example 2: LD HL,(1234H)



Example 3: LD HL, (56789AH)



## (9) Relative Addressing Mode

In this mode, the operand is the memory address obtained by adding the 8- or 16-bit displacement value to the address where the instruction code being executed is located.

In this mode, only the following five instructions can be used.

LDAR R, \$+4+d16

JR cc, \$+2+d8

JRL cc, \$+3+d16


CALR \$+3+d16

DJNZ r, \$+3+d8 (\$: start address of instruction code)

In calculating the displacement object code value, the adjustment value (+2 to +4)

depends on the instruction type.

Example 1: JR 2034H



In the above example, the displacement object code value is:

$$2034H - (2000H + 2) = 32H.$$

# 5. INSTRUCTIONS

In addition to its various addressing modes, the TLCS-900 series also has a powerful instruction set. The basic instructions are classified into the following nine groups:

- Load instructions (8/16/32 bits)
- Exchange instructions (8/16 bits)
- Block transfer & Block search instructions (8/16 bits)
- Arithmetic operation instructions (8/16/32 bits)
- Logical operation instructions (8/16/32 bits)
- Bit operation instructions (1 bit)
- Special operations, CPU control instructions
- Rotate and Shift instructions (8/16/32 bits)
- Jump, Call, and Return instructions

Table 5 lists the basic instructions of the TLCS-900 series. For details of instructions, see Appendix A; for the instruction list, Appendix B; for the instruction code map, Appendix C; and for the differences between the TLCS-90 and TLCS-900 series, Appendix D.

# Table 5 (1) TLCS-900 Series Basic Instructions

		(.,						
LD	dst, src	Load dst←src						
PUSH	src	Push src data to stack SP←SP – size: (SP) ←:						
POP	dst	Pop data from stack to dst. dst←(SP): SP←SP + size						
LDA	dst, src	Load address: set sro	effective address in dst.					
LDAR	dst, PC + dd	Load address relative set program counter	e: relative address value in dst.  dst←PC + dd					
EX	dst1, dst2	Exchange dst1 and d	st2 data.					
MIRR	dst	Mirror-invert dst bit	pattern.					
LDI		Load increment						
LDIR		Load increment repe	at					
LDD		Load decrement						
LDDR		Load decrement repe	eat					
CPI		Compare increment						
CPIR		Compare increment	repeat					
CPD		Compare decrement						
CPDR		Compare decrement	repeat					
ADD	dst, src	Add	dst←dst + src					
ADC	dst, src	Add with carry	dst←dst + src + CY					
SUB	dst, src	Subtract	dst←dst – src					
SBC	dst, src	Subtract with carry	dst←dst – src – CY					
СР	dst, src	Compare	dst – src					
AND	dst, src	And	dst←dst AND src					
OR	dst, src	Or	dst←dst OR src					
XOR	dst, src	Exclusive-or	dst←dst XOR src					
INC	imm, dst	Increment	dst←dst + imm					
DEC	imm, dst	Decrement	dst←dst – imm					
MUL	dst, src	Multiply unsigned	dst←dst (low) ×src					
MULS	dst, src	Multiply signed	dst←dst (low) ×src					
DIV	dst, src	Divide unsigned dst (low) ← dst ÷ src dst (high) ← remaind V flag set due to divis	ler sion by 0 or overflow.					
DIVS	dst, src		ler: sign is same as that of dividend. sion by 0 or overflow.					

TCS-900 CPU

MULA	dst	Multiply and add	$\frac{\text{dst}}{\text{dst}} \leftarrow \frac{\text{dst}}{\text{dst}} + \frac{\text{(XDE)}}{\text{16bit}} \times \frac{\text{(XHL} - )}{\text{16bit}}$
MINC1	num, dst	Modulo increment 1	
MINC2	num, dst	Modulo increment 2	
MINC4	num, dst	Modulo increment 4	
MDEC1	num, dst	Modulo decrement 1	
MDEC2	num, dst	Modulo decrement 2	
MDEC4	num, dst	Modulo decrement 4	
WIDECT	mam, asc	Modulo decrement 4	
NEG	dst	Negate dst←0 – dst (Twos	complement)
CPL	dst	Complement dst←not dst (Ones	complement)
EXTZ	dst	Extend zero: set upper data of dst	to 0.
<b>EXTS</b>	dst	Extend signed: copy the MSB of the	e lower data of dst to upper data.
DAA	dst	Decimal adjustment accumulator	
PAA	dst	Pointer adjustment accumulator: when dst is odd, increment dst by 1 if dst (0) = 1 then dst←dst + 1.	to make it even.
LDCF	bit, src	Load carry flag: copy src <bit> val</bit>	ue to C flag.
STCF	bit, dst	Store carry flag: copy C flag value t	o dst <bit>.</bit>
ANDCF	bit, src	And carry flag:	
		and src < bit > value and C flag, the	n load the result to C flag.
ORCF	bit, src	Or carry flag: or src < bit > and C fla	ag, then load result to C flag.
XORCF	bit, src	Exclusive-or carry flag:	
		exclusive-or src < bit > value and C f	lag, then load result to C flag.
RCF		Reset carry flag: reset C flag to 0.	
SCF		Set carry flag: set C flag to 1.	
CCF		Complement carry flag: invert C fla	g value.
ZCF		Zero flag to carry flag: copy inverte	ed value of Z flag to C flag.
BIT	bit, src	Bit test: Z flag ← not src <bit></bit>	
RES	bit, dst	Bit reset	
SET	bit, dst	Bit set	
CHG	bit, dst	Bit change dst <bit>←not dst<b< td=""><td>nit &gt;</td></b<></bit>	nit >
CITO	510, 430	bit change ast voit > Thotast vo	
TSET	bit, dst	Bit test and set:	
		Z flag $\leftarrow$ not dst $<$ bit $>$	
		dst <bit>←1</bit>	

BS1F A, dst Bit search 1 forward: search dst for the first bit set to 1 starting from the LSB, then set the bit number in the A register. BS1B Bit search 1 backward: search dst for the first bit set to 1 starting fom A,dst the MSB, then set the bit number in the A register. NOP No operation **NORMAL** Set CPU to normal mode. Set CPU to maximum mode (32-bit bank register and PC). MAX ΕI imm Enable interrupt. IFF←imm Disable maskable interrupt. IFF←7 DΙ **PUSH** SR Push status registers. POP SR Pop status registers. SWI imm Software interrupt PUSH PC&SR: JP 8000H + 10H x imm **HALT** Halt CPU. LDC CTRL - REG, reg Load control: copy the register contents to control register of CPU. LDC reg, CTRL - REG Load control: copy the control register contents to register. LDX Load extract. dst, src dst←src LINK reg, dd Link: generate stack frame. PUSH reg LD reg, XSP ADD XSP, dd UNLK Unlink: delete stack frame. reg LD XSP, reg **POP** req **LDF** Load register file pointer: imm specify register bank. RFP←imm **INCF** Increment register file pointer: move to new register bank. RFP←RFP + 1 **DECF** Decrement register file pointer: return to previous register bank. RFP←RFP - 1 SCC cc, dst Set dst with condition codes. if cc then dst  $\leftarrow 1$ 

else dst  $\leftarrow 0$ .

TCS-900 CPU

RLC	num, dst	Rotate left without carry
RRC	num, dst	Rotate right without carry
RL	num, dst	Rotate left CY ← MSB ← LSB ←
RR	num, dst	Rotate right → CY → MSB → LSB →
SLA	num, dst	Shift left arithmetic
SRA	num, dst	Shift right arithmetic
SLL	num, dst	Shift left logical CY ← MSB ← LSB ← 0
SRL	num, dst	Shift right logical $\longrightarrow$ CY $0 \longrightarrow$ MSB $\longrightarrow$ LSB $\longrightarrow$
RLD	dst	Rotate left digit  7 4 3 0 7 4 3 0 Areg dst
RRD	dst	Rotate right digit  7 4 3 0 7 4 3 0 Areg dst
JR	cc, PC + d	Jump relative (8-bit displacement) if cc then PC←PC + d.
JRL	cc, PC + dd	Jump relative long (16-bit displacement) if cc then PC←PC + dd.
JP	cc, dst	Jump if cc then PC←dst.
CALR	RC + dd	Relative call (16-bit displacement) PUSH PC: PC←PC + dd.
CALL	cc, dst	Call relative  if cc then PUSH PC: PC←dst.
DJNZ	dst, PC + d	Decrement and jump if non-zero  dst←dst – 1  if dst≠ 0 then PC←PC + d.
RET	сс	Return if cc then POP PC.
RETD	dd	Return and deallocate RET
RETI		XSP←XSP + dd Return from interrupt POP SR&PC

Table 5 (2) Instruction List

BWL	LD	reg, reg	BWL	INC in	mm3, reg		NOP	
BWL	LD	reg, imm		DEC in	mm3, mem.B/W		*NORN	IAL
BWL	LD	reg, mem					*MAX	
BWL	LD	mem, reg					El	[imm3]
BW-	LD	mem, imm					DI	
BW-	LD	(nn), mem	BW-	MUL	reg, reg	-W-	*PUSH	
BW-	LD	mem, (nn)		*MULS	reg, imm	-W-	*POP	
				DIV	reg, mem		SWI	[imm3]
		<i>(</i> -		*DIVS			HALT	
BWL	PUSH	reg/F		*****		BWL	*LDC	CTRL-R, reg
BW-	PUSH	imm	-W-	*MULA	reg	BWL	*LDC	reg, CTRL – Ř
BW-	PUSH	mem	10.	*******	•	B	*LDX	(n), n
D	200	<b>/</b> E	-W-	^WINC1	imm, reg		4118112	
BWL	POP	reg/F	-W-	*MINC2	imm, reg	L	*LINK	reg, dd
BW-	POP	mem	-W-	^WINC4	imm, reg	L	*UNLK	
			-W-	"INIDECT	imm, reg		*LDF	imm3
			-W-	^IVIDEC2	imm, reg		*INCF	
-WL	LDA	reg, mem	-W-	"IVIDEC4	imm, reg	 D\A/	*DECF	
-WL	LDAR	reg, PC + dd	BW-	NEG	***	BW-	*SCC	cc, reg
			BW-	CPL	reg	BWL	RLC	imm roa
			-WL	*EXTZ	reg	BVVL	RRC	imm, reg
B	EV	F, F'	-WL	*EXTS	reg		RL	A, reg mem. B/W
BW-	EX EX		B	DAA	reg		RR	mem. b/vv
BW-	EX	reg, reg	-WL	*PAA	reg		SLA	
DAA-	[^	mem, reg	-VVL	FAA	reg		SRA	
1							SLL	
-w-	*MIRR	reg	BW-	*LDCF	imm, reg		SRL	
''	I WIII (I (	icg	500	*STCF	A, reg		J1(L	
					imm, mem.B	В	RLD	[A,] mem
				*ORCF	A, mem.B	B	RRD	[A,] mem
BW-	LDI			*XORCF	7 (, III CIII . B		11110	[, (,)e
BW-	LDIR			/				
BW-	LDD			RCF			JR	[cc,] PC + d
BW-	LDDR			SCF			JRL	[cc,] PC + dd
				CCF			JP	[cc,] mem
				*ZCF			CALR	PC + dd
BW-	CPI						CALL	[cc,] mem
BW-	CPIR		BW-	BIT	imm, reg			
BW-	CPD			RES	imm, mem.B	BW-	DJNZ	[reg], PC + d
BW-	CPDR			SET				_
				*CHG			RET	[cc]
				TSET			*RETD	dd
BWL	ADD	reg, reg					RETI	
	ADC	reg, imm	-W-	*BS1F	A, reg			
	SUB	reg, mem		*BS1B				
	SBC	mem, reg		1				
	CP	mem, imm.B/W						
	AND							
	OR							
	XOR							

<sup>★</sup> B = Byte (8 bit), W = Word (16 bit), L = Long-Word (32 bit).

<sup>:</sup> Indicates instruction added to the TLCS-90 series.


<sup>:</sup> Indicates privileged instruction.
[ ]: Indicates can be omitted.

## 6. DATA FORMATS

The TLCS-900 series can handle 1/4/8/16/32-bit data.


# (1) Register Data Format

#### <Data image>



Note 1: To access the parts indicated by , the instruction code is one byte longer than when accessing the other parts.

### (2) Memory Data Format



Note 2 : There are no restrictions on the location of word or long word data in memory. They can be located from even or odd numbered address.

Note 3 : When the PUSH instruction is used to save data to the stack area, the stack pointer is decremented, then the data is saved.

Example: PUSH HL; 
$$XSP \leftarrow XSP - 2$$
  
 $(XSP) \leftarrow L$   
 $(XSP+1) \leftarrow H$ 

This is the same in register indirect pre-decrement mode. The order is reversed in the TLCS-90 series: data is saved first, then the stack pointer is decremented.

Example: PUSH HL; 
$$(XSP-1) \leftarrow H$$
  
 $(XSP-2) \leftarrow L$   
 $XSP \leftarrow XSP - 2$ 

## (3) Dynamic Bus Sizing

The TLCS-900 series can switch between 8- and 16-bit data buses dynamically during each bus cycle. This is called dynamic bus sizing. The function enables external memory extension using both 8- and 16-bit data bus memories. Products with a built-in chip select/wait controller can control external data bus size for each address area.

Table 6 (1) Dynamic Bus Sizing

Operand	Operand start	Data size at	CPU address	CPU	data
data size	address	memory side		D15 to D8	D7 to D0
8 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even)	16 bits	2n + 0	xxxxx	b7 to b0
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd)	16 bits	2n + 1	b7 to b0	xxxxx
16 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even)		2n + 1	xxxxx	b15 to b8
		16 bits	2n + 0	b15 to b8	b7 to b0
	2n + 1	8 bits	2n + 1	ххххх	b7 to b0
	(odd)		2n + 2	xxxxx	b15 to b8
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	xxxxx	b15 to b8
32 bits	2n + 0	8 bits	2n + 0	xxxxx	b7 to b0
	(even)		2n + 1	xxxxx	b15 to b8
			2n + 2	xxxxx	b23 to b16
			2n + 3	xxxxx	b31 to b24
			2n + 0	b15 to b8	b7 to b0
		16 bits	2n + 2	b31 to b24	b23 to b16
	2n + 1	8 bits	2n + 1	xxxxx	b7 to b0
	(odd)		2n + 2	xxxxx	b15 to b8
			2n + 3	xxxxx	b23 to b16
	-		2n + 4	xxxxx	b31 to b24
		16 bits	2n + 1	b7 to b0	xxxxx
			2n + 2	b23 to b16	b15 to b8
			2n + 4	xxxxx	b31 to b24

: During read, indicates the data input to the bus are ignored. During write, indicates the bus is at high impedance and the write strobe signal is non-active.

TOSHIBA TLCS-900 CPU

### (4) Internal Data Bus Format

With the TLCS-900 series, the CPU and the internal memory (built-in ROM or RAM) are connected via a 16-bit internal data bus. The internal memory operates with 0 wait. The CPU and the built-in I/Os are connected using an 8-bit internal data bus. This is because the built-in I/O access speed has little influence on the overall system operation speed.

Overall system operation speed depends largely on the speed of program memory access. The built-in I/O operates in sync with the signal phase of the CLK pin. It is synchronized so that the CLK rises (\_\_\_\_) in the middle of the bus cycle. (Figure 7 (1) shows signal phases.) If the CLK is "1" when the ALE signal rises, 1 wait is inserted automatically for synchronization.


TOSHIBA TLCS-900 CPU

### 7. BASIC TIMINGS

The TLCS-900 series runs the following basic timings.

- Read cycle
- Write cycle
- Dummy cycle
- Interrupt receive timing
- Reset

Figures 7 (1) to (10) show the basic timings.



Note : CLK outputs are not always the same as the above phases.

Figure 7 (1) 0 WAIT Read/Write Cycle




Figure 7 (2) 1WAIT Read/Write Cycle




Figure 7 (3) 1WAIT + n Read/Write Cycle (n = 0)




Figure 7 (4) 1WAIT + n Read/Write Cycle (n = 1)




Figure 7 (5) 2WAIT Read/Write Cycle






Figure 7 (6) 1 State Dummy Cycle

TOSHIBA TLCS-900 CPU



Note: This timing chart is a theoretical example. In practice, due to the operation of the bus interface unit in the CPU, external bus and internal interrupt receive timings do not correspond one to one.

Figure 7 (7) Interrupt Receive Timing



# LD dst, src

< Load >

Operation :  $dst \leftarrow src$ 

 $Description \ : \ Loads \ the \ contents \ of \ src \ to \ dst.$ 

Details

Byte	Size Word	Long word	Mnemonic		Code
0	0	0	LD	R, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	0	LD	r, R	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$\bigcirc$	$\bigcirc$	$\bigcirc$	LD	r, #3	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
$\bigcirc$	$\circ$	$\circ$	LD	R, #	0   z   z   z   0   R
					# < 10.0 > # < 23:16 > # < 31:24 >
$\bigcirc$	$\bigcirc$	0	LD	r, #	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
					#<15:8> #<23:16> #<31:24>
0	0	$\bigcirc$	LD	R, (mem)	1 m z z m m m m m
0	0	0	LD	(mem), R	1 m 1 1 m m m m m
0	0	×	LD < W >	(#8), #	0   0   0   0   1   0   z   0 #8
					#<7:0> #<15:8>

Byte	Size Word	Long word	Mnemonic		Code
0	0	×	LD <w></w>	(mem), #	1 m 1 1 m m m m 0 0 0 0 0 0 0 z 0 #<7:0>
0	0	×	LD <w></w>	(#16), (mem)	#<15:8>  1 m 0 z m m m m m 0 0 0 1 1 1 0 0 1  #16<7:0>
0	0	×	LD <w></w>	(mem), (#16)	#16<15:8>  1   m   1   1   m   m   m   m   m   0   0   0   1   0   1   z   0    #16<7:0>  #16<15:8>

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: LD IX, DE

When the DE register = 4567H, execution sets the IX register to 4567H.

### PUSH src

< Push >

Operation:  $(-XSP) \leftarrow src$   $[In bytes : XSP \leftarrow XSP - 1, (XSP) \leftarrow src]$ 

In words :  $XSP \leftarrow XSP - 2$ ,  $(XSP) \leftarrow src$ In long words:  $XSP \leftarrow XSP - 4$ ,  $(XSP) \leftarrow src$ 

Description: Decrements the stack pointer XSP by the byte length of the operand.

Then loads the contents of src to the memory address specified by the stack

pointer XSP.

Details

etaiis	$\dot{ ext{Size}}$		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	×	×	PUSH	F	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\bigcirc$	×	×	PUSH	A	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
×	$\bigcirc$	$\bigcirc$	PUSH	R	0 0 1 8 1 R
0	0	0	PUSH	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\circ$	0	×	PUSH <w></w>	#	0 0 0 0 0 1 0 z 1 #<7:0>
					#<15:8>
$\bigcirc$	$\bigcirc$	×	PUSH <w></w>	(mem)	1 m 0 z m m m m
					$  0_{1}0_{1}0_{1}0_{1}0_{1}1_{1}0_{1}0  $

Flags : S Z H V N C

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: PUSH HL

When the stack pointer XSP = 0100H and the HL register = 1234H, execution changes address 00FEH to 34H, address 00FFH to 12H, and sets the stack pointer XSP to 00FEH.



## POP dst

< Pop >

Operation :  $dst \leftarrow (XSP+) \lceil In \text{ bytes} : dst \leftarrow (XSP), XSP \leftarrow XSP+1 \rceil$ 

In words :  $dst \leftarrow (XSP)$ ,  $XSP \leftarrow XSP + 2$ In long words :  $dst \leftarrow (XSP)$ ,  $XSP \leftarrow XSP + 4$ 

Description: First loads the contents of memory address specified by the stack pointer

XSP to dst. Then increments the stack pointer XSP by the number of bytes

in the operand.

Details

Byte	Size Word	Long word	Mnemonic		Code
$\bigcirc$	×	×	POP	F	$\begin{picture}(10,0)(0,1)(1,0)(1,0)(1,0)(1,0)(1,0)(1,0$
$\bigcirc$	×	×	POP	A	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
×	$\bigcirc$	$\bigcirc$	POP	R	0   1   0   s   1     R
$\bigcirc$	$\bigcirc$	$\bigcirc$	POP	r	1   1   z   z   1     r
0	0	×	POP <w></w>	(mem)	0     0     0     0     1     0     1       1     m     1     1     m     m     m     m       0     0     0     0     0     1     z     0

Flags: S Z H V N C

S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

 $(Note) \quad Executing \ POP \quad F \ changes \ all \ flags.$ 

Execution example: POP IX

When the stack pointer XSP = 0100H, the contents of address 100H = 56H, and the contents of address 101H = 78H, execution sets the IX register to 7856H and the stack pointer XSP to 0102H.



### LDA dst, src

< Load Address >

Operation :  $dst \leftarrow src$  effective address value

Description : Loads the src effective address value to dst.

Details

	Size		Mnemonic				(	Cod	.e
Byte	Word	Long word							
×	0	0	LDA	R, mem	0	m 0	1	1 :	m m m m m

Note: This instruction operates much like the ADD instruction; the difference is that dst is specified independently from src. Mainly used for handling the pointer with the C compiler.

Flags : S Z H V N C

S = No change

Z = No change

H = No change


 $V = No\,change$ 

 $N = No \, change$ 

C = No change

Execution example: LDA XIX, XIY+33H

When the XIY register = 00123456H, execution sets the XIX register to 00123489H.



## LDAR dst, src

< Load Address Relative >

Operation :  $dst \leftarrow src relative address value$ 


Description : Loads the relative address value specified in src to dst.

Details

_	Size		Mnemonic		Code
Byte	Word	Long word			
×	$\bigcirc$	$\circ$	LDAR	R, \$ + 4 + d16	$1 \   \ 1 \   \ 1 \   \ 1 \   \ 0 \   \ 0 \   \ 1 \   \ 1$
					$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$
					d<7:0>
					d<15:8>

Execution example: LDAR XIX, \$+1345H

When this instruction is executed at memory address 1000H, execution sets the XIX register to 00002345H. \$ indicates the start address of the instruction. The instruction's object codes are: F3H:13H:41H:13H:34H.



#### LDI dst, src

< Load Increment >

Operation :  $dst \leftarrow src, BC \leftarrow BC - 1$ 

Description: Loads the contents of src to dst, then decrements the contents of the BC

register by 1. src and dst must be in post-increment register indirect

addressing mode.

Details

	Size		Mnemonic	Code
Byte	Word	Long word		
$\bigcirc$	$\bigcirc$	×	LDI < W > [(XDE +), (XHL +)]	1 0 0 z 0 0 1 1
0	0	×	LDI < W > (XIX +), (XIY +)	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

<sup>\*</sup> Coding in square brackets [] can be omitted.

Flags

S = No change

Z = No change

H = Cleared to zero.

V = 0 is set when the BC register value is 0 after execution, otherwise 1.

N = Cleared to zero.

C = No change

Execution example: LDI (XIX+), (XIY+)

When the XIX register = 00123456H, the XIY register = 00335577H, and the BC register = 0700H, execution loads the contents of address 335577H to 123456H and sets the XIX register to 00123457H, the XIY

register to 00335578H, and the BC register to 06FFH.

TLCS-900

## LDIR dst, src

< Load Increment Repeat >

Operation:  $dst \leftarrow src, BC \leftarrow BC-1, Repeat until BC=0$ 

Description : Loads the contents of src to dst, then decrements the contents of the BC

register by 1. If the result is other than 0, the operation is repeated. src and

dst must be in post-increment register indirect addressing mode.

Details

	Size		Mnemonic	Code
Byte	Word	Long word		
$\bigcirc$	$\circ$	×	LDIR < W > [(XDE +), (XHL +)]	
0	0	×	LDIR < W > (XIX +), (XIY +)	0   0   0   1   0   0   0   1       1   0   0   z   0   1   0   1       0   0   0   1   0   0   0   1

<sup>\*</sup> Coding in square brackets [] can be omitted.

Note : Interrupt requests are sampled every time 1 item of data is loaded.

Flags

S = No change

Z = No change

H = Cleared to zero.

V = Cleared to zero.

N = Cleared to zero.

C = No change

Execution example: LDIR (XIX+), (XIY+)

When the XIX register = 00123456H, the XIY register = 00335577H,

and the BC register = 0003H, execution results as follows:

Loads the contents of address 335577H to 123456H.

Loads the contents of address  $335578\mathrm{H}\,$  to  $123457\mathrm{H}.$ 

Loads the contents of address 335579H to 123458H.

Sets the XIX register to 00123459H. Sets the XIY register to 0033557AH.

Sets the BC register to 0000H.

## LDD dst, src

< Load Decrement >

Operation :  $dst \leftarrow src, BC \leftarrow BC - 1$ 

Description : Loads the contents of src to dst, then decrements the contents of the BC

register by 1. src and dst must be in post-decrement register indirect

addressing mode.

Details

	Size		Mnemonic	Code
Byte	Word	Long word		
$\bigcirc$	$\bigcirc$	×	LDD < W > [(XDE -), (XHL - C)]	)] 1 <sub> </sub> 0 <sub> </sub> 0   z   0 <sub> </sub> 0 <sub> </sub> 1 <sub> </sub> 1
				$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \end{bmatrix}$
			LDD < W > (XIX -), (XIY -)	1   0   0   z   0   1   0   1
				$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 0 & 1 & 0 \end{bmatrix}$

<sup>\*</sup> Coding in square brackets [] can be omitted.

Flags

S = No change

Z = No changeH = Cleared to 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = Cleared to zero.

C = No change

Execution example: LDD (XIX-), (XIY-)

When the XIX register = 00123456H, the XIY register = 00335577H, and the BC register = 0700H, execution loads the contents at address 335577 to address 123456H and sets the XIX register to 123455H, the

XIY register to 00335576H, and the BC register to 06FFH.

#### LDDR dst, src

< Load Decrement Repeat >

Operation :  $dst \leftarrow src$ ,  $BC \leftarrow BC - 1$ , Repeat until BC = 0

Description: Loads the contents of src to dst, then decrements the contents of the BC

register by 1. If the result is other than 0, the operation is repeated. src and

dst must be in post-decrement register indirect addressing mode.

Details

		Size		Mnemonic	Code
_	Byte	Word	Long word		
	$\bigcirc$	$\bigcirc$	×	LDDR < W > [(XDE -), (XHL -)]	
					$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$
	$\bigcirc$	$\bigcirc$	×	LDDR < W > (XIX -), (XIY -)	1   0   0   z   0   1   0   1
					$\begin{bmatrix} 0 & 0 & 0 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$

<sup>\*</sup> Coding in square brackets [] can be omitted.

Note : Interrupt requests are sampled every time 1 item of data is loaded.

Flags

S = No change

Z = No change

H = Cleared to zero.

V = Cleared to zero.

N = Cleared to zero.

C = No change

Execution example: LDDR (XIX-), (XIY-)

When the XIX register = 00123456H, the XIY register = 00335577H, and the BC register = 0003H, the results of the execution are as

follows:

Loads the contents of address 335577H to 123456H. Loads the contents of address 335576H to 123455H. Loads the contents of address 335575H to 123454H.

Sets the XIX register to 00123453H. Sets the XIY register to 00335574H.

Sets the BC register to 0000H.

TLCS-900

### CPI src1, src2

< Compare Increment >

Operation : src1-src2,  $BC \leftarrow BC-1$ 

Description: Compares the contents of src1 with those of src2, then decrements the

contents of the BC register by 1. src1 must be the A or WA register. src2

must be in post-increment register indirect addressing mode.

Details

Julia	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\circ$	×	CPI	[A/WA, (R+)]	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note: Omitting operands enclosed in square brackets [] specifies A,(XHL+).

Flags

S = MSB value of the result of src1-src2 is set.

Z = 1 is set if the result of src1-src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1-src2, otherwise
 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPI A, (XIX +)

When the XIX register = 00123456H and the BC register = 0200H, execution compares the contents of the A register with those of memory address 123456H, and sets the XIX register to 00123457H and the BC

register to 01FFH.

### CPIR src1, src2

< Compare Increment Repeat >

Operation : src1-src2,  $BC \leftarrow BC-1$ , repeat until src1=src2 or BC=0

Description: Compares the contents of src1 with those of src2. Then decrements the

contents of the BC register by 1. Repeats until src1 = src2 or BC = 0. src1 must be the A or WA register. src2 must be in post-increment register

indirect addressing mode.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	0	×	CPIR	[A/WA, (R+)]	1   0   0   z   0   R   0   0   0   1   0   1

Note: Omitting operands in square brackets [ ] specifies A,(XHL+).

Flags

S = MSB value of the result of src1-src2 is set.

Z = 1 is set if the result of src1-src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1-src2, otherwise 0.

 $V \ = \ 0$  is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.C = No change

Execution example: CPIR A,(XIX+)

Under the following conditions, execution reads memory addresses 123456H, 123457H, and 123458H. The instruction ends with condition src1 = src2, sets the XIX register to 00123459H and the BC register to 01FDH.

Conditions: A register = 33H

XIX register = 00123456 HBC register = 0200H

 $\begin{array}{l} \text{Memory address 123456H} = 11 \text{H} \\ \text{Memory address 123457H} = 22 \text{H} \\ \text{Memory address 123458H} = 33 \text{H} \end{array}$ 

**TOSHIBA** 

### CPD src1, src2

< Compare Decrement >

Operation : src1 - src2,  $BC \leftarrow BC - 1$ 

Description : Compares the contents of src1 with those of src2, then decrements the

contents of the BC register by 1. src1 must be the A or WA register. src2

must be in post-decrement register indirect addressing mode.

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
$\circ$	0	×	CPD	[A/WA,(R-)]	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note: Omitting operands in square brackets [] specifies A,(XHL-).

Flags

S = MSB value of the result of src1-src2 is set.

Z = 1 is set if the result of src1-src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1-src2, otherwise

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPI A,(XIX-)

When the XIX register = 00123456 H and the BC register = 0200 H, execution compares the contents of the A register with those of memory address 123456 H, then sets the XIX register to 00123455 H, the BC

register to 01FFH.

### CPDR src1, src2

< Compare Decrement Repeat >

Operation : src1-src2,  $BC \leftarrow BC-1$ , Repeat until src1=src2 or BC=0

Description : Compares the contents of src1 with those of src2. Then decrements the

contents of the BC register by 1. Repeats until src1 = src2 or BC = 0. src1 must be the A or WA register. src2 must be in post-decrement register

indirect addressing mode.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	×	CPDR	[A/WA,(R-)]	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note: Omitting operands in square brackets [] specifies A,(XHL-).

Flags

S = MSB value of the result of src1 - src2 is set.

Z = 1 is set if the result of src1 - src2 is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of src1 - src2, otherwise 0.

V = 0 is set if the BC register value is 0 after execution, otherwise 1.

N = 1 is set.

C = No change

Execution example: CPIR A,(XIX-)

Under the following conditions, execution reads the contents of memory addresses 123456H, 123455H, and 123454H. The instruction ends with condition BC=0 and sets the XIX register to 00123453H and the BC register to 0000H.

Conditions: A register = 55H

XIX register = 00123456H

BC register = 0003H

Memory address 123456H = 11HMemory address 123455H = 22HMemory address 123454H = 33H

# ADD dst, src

< Add >

 $Operation \quad : \quad dst \leftarrow dst + src$ 

 $Description \quad : \quad Adds \ the \ contents \ of \ dst \ to \ those \ of \ src \ and \ transfers \ the \ result \ to \ dst.$ 

Details :

Cualis	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	$\circ$	ADD	R, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	0	ADD	r, #	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
					#<15:8>
					#<23:16>
					#<31:24>
$\circ$	$\circ$	$\bigcirc$	ADD	R, (mem)	1 m z z m m m m m
0	0	$\circ$	ADD	(mem), R	1 m z z m m m m
0	0	×	ADD < W >	(mem), #	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
					#<7:0>
					# < 15.9 \

Flags : S Z H V N C

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. If the operand is 32-bit, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = Cleared to zero.

C = 1 is set if a carry occurs from the MSB, otherwise 0.

Execution example: ADD HL,IX

When the HL register = 2000H and the IX register = 3456H, execution sets the HL register to 5456H.



## ADC dst, src

< Add with Carry >

Operation :  $dst \leftarrow dst + src + CY$ 

Description : Adds the contents of dst, src, and carry flag, and transfers the result to dst.

Details :

etails	: Size		Mnemonic		Code
Byte	Word	Long word	Minemonic		Code
0	0	0	ADC	R, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	0	ADC	r,#	1   1   z   z   1     r     1   1   0   0   1   0   0   1   0   1     # < 7:0 >
					#<15:8> #<23:16>
0	$\circ$	0	ADC	R, (mem)	#<31:24>  1 m z z m m m m m 1 0 0 1 0 R
$\circ$	0	0	ADC	(mem), R	1 m z z m m m m
0	0	×	ADC <w></w>	(mem), #	1 m 0 z m m m m 0 0 1 1 1 1 0 0 1 #<7:0>
					// <10.0 <i>&gt;</i>

Flags:

S	${f Z}$	Η	V	N	C
*	*	*	*	0	*

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation; otherwise, 0. If the operand is 32-bit, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation; otherwise, 0.

N = Cleared to zero.

C = 1 is set if a carry occurs from the MSB, otherwise 0.

Execution example: ADC HL,IX

When the HL register = 2000H, the IX register = 3456H, and the carry flag = 1, execution sets the HL register to 5457H.



## SUB dst, src

< Subtract >

 $Operation \quad : \quad dst {\leftarrow} dst {-} src$ 

Description : Subtracts the contents of src from those of dst and loads the result to dst.

Details :

etails	•				
	$\mathbf{Size}$		$\mathbf{M}\mathbf{n}\mathbf{e}\mathbf{m}\mathbf{o}\mathbf{n}\mathbf{i}\mathbf{c}$		$\operatorname{Code}$
Byte	Word	Long word			
0	0	0	SUB	R, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	0	SUB	r,#	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
					#<15:8>
					#<23:16>
					#<31:24>
$\bigcirc$	$\circ$	$\circ$	SUB	R, (mem)	1 m z z m m m m m
$\bigcirc$	0	0	SUB	(mem), R	1 m z z m m m m m
$\circ$	$\circ$	×	SUB <w></w>	(mem), #	1 m 0 z m m m m m 0 0 1 1 1 1 0 1 0
					#<7:0>
					#<15:8>

Flags : S Z H V N C \* \* \* \* 1 \*

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 1 is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0.
 When the operand is 32 bits, an undefined value is set.


V = 1 is set when an overflow occurs as a result, otherwise 0.

N = 1 is set.

C = 1 is set when a borrow from MSB occurs as a result, otherwise 0.

Execution example: SUB HL, IX

When the HL register = 7654H and the IX register = 5000H, execution sets the HL register to 2654H.



## SBC dst, src

< Subtract with Carry >

Operation :  $dst \leftarrow dst - src - CY$ 

Description : Subtracts the contents of src and the carry flag from those of dst, and loads

the result to dst.

Details

etans	: Size		Mnemonic		Code
Byte	Word	Long word	Millemonic		Code
0	0	0	SBC	R, r	1   1   z   z   1     r
0	0	0	SBC	r,#	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
					#<15:8>
					#<23:16>
					#<31:24>
0	$\circ$	$\bigcirc$	SBC	R, (mem)	1 m z z m m m m m
$\circ$	$\circ$	$\circ$	SBC	(mem), R	1 m z z m m m m
0	0	×	SBC <w></w>	(mem), #	1   0   1   1   1   R
					$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
					#<15:8>
					π <10.0>

Flags : S Z H V N C

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 1 is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0.
 When the operand is 32 bits, an undefined value is set.


V = 1 is set when an overflow occurs as a result, otherwise 0.

N = 1 is set.

C = 1 is set when a borrow from the MSB occurs as a result, otherwise 0.

Execution example: SBC HL, IX

When the HL register is 7654H, the IX register = 5000H, and the carry flag = 1, execution sets the HL register to 2653H.



## CP src1, src2

< Compare >

Operation : src1-src2

Description : Compares the contents of src1 with those of src2 and indicates the results in

flag register F.

Details :

Juans	Size		Mnemonic		Code
Byte	Word	Long word			
0	$\circ$	$\bigcirc$	CP	R, r	1   1   z   z   1     r
0	$\bigcirc$	×	CP	r,#3	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	0	CP	r, #	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	$\bigcirc$	CP	R, (mem)	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	$\circ$	$\bigcirc$	CP	(mem), R	1 m z z m m m m m
0	0	×	CP <w></w>	(mem), #	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Note: #3 in operands indicates from 0 to 7.

Flags : S Z H V N C

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0. If the operand is 32 bits, an undefined value is set.


V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = 1 is set.

C = 1 is set if a borrow occurs from the MSB bit as a result of the operation, otherwise 0.

Execution example: CP HL,IX

When the HL register = 1234H and the IX register = 1234H, execution sets the Z and N flags to 1 and clears the S, H, V, and C flags to zero.



### INC num, dst

< Increment >

Operation : dst←dst+num

Description : Adds the contents of dst and num and transfers the result to dst.

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
$\circ$	0	0	INC	#3, r	1   1   z   z   1     r
$\bigcirc$	0	×	INC <w></w>	#3,(mem)	1     m     0     z     m     m     m     m       0     1     0     0     m     m     m     m     m

Note: #3 in operands indicates from 1 to 8 and object codes correspond from 1 to 7,0.

Flags

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry occurs from bit 3 to bit 4 as a result of the operation, otherwise 0.

V = 1 is set if an overflow occurs as a result of the operation, otherwise 0.

N = Cleared to zero.

C = No change

Note: With the INC #3,r instruction, if the operand is a word or a long word, no flags change.

Execution exampl: INC 5,WA

When the WA register = 1234H, execution sets the WA register to

1239H.

### DEC num, dst

< Decrement >

Operation :  $dst \leftarrow dst - num$ 

Description : Decrements dst by the contents of num and transfers the result to dst.

Details

:

	Size		Mnemonic		$\operatorname{Code}$
Byte	Word	Long word			
0	0	0	DEC	#3, r	1   1   z   z   1     r
0	0	×	DEC <w></w>	#3, (mem)	1 m 0 z m m m m 0 1 1 0 1 #3

Note: #3 in operands indicates from 1 to 8; object codes correspond from 1 to 7,0.

Flags

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a borrow from bit 3 to bit 4 occurs as a result of the operation, otherwise 0.

 $V \ = \ 1$  is set if an overflow occurs as a result of the operation, otherwise 0.

N = 1 is set.

C = No change

Note: With the DEC #3, r instruction, if the operand is a word or a long word, no flags change.

Execution example: DEC 4, HL

When the HL register = 5678H, execution sets the HL register to

5674H.

### NEG dst

< Negate >

Operation :  $dst \leftarrow 0 - dst$ 

Description : Decrements 0 by the contents of dst and loads the result to dst.

(Twos complement)

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\circ$	×	NEG	r	

Flags : S Z H V N C \* \* \* \* 1 \*

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 1 is set when a borrow from bit 3 to bit 4 occurs as a result, otherwise 0.


V = 1 is set when an overflow occurs as a result, otherwise 0.

N = 1 is set.

C = 1 is set when a borrow from the MSB occurs as a result, otherwise 0.

Execution example: NEG IX

When the IX register = 0002H, execution sets the IX register to FFFEH.



**TOSHIBA** 

### EXTZ dst

< Extend Zero>

Operation :  $dst < upper half > \leftarrow 0$ 

:

Description : Clears the upper half of dst to zero. Used for making the operand sizes the

same when they are different.

Details

		$\mathbf{Size}$		Mnemonic		Code
_	Byte	Word	Long word			
	×	$\circ$	$\circ$	EXTZ	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags : S Z H V N C

S = No change

Z = No change

H = No change

 $V = No\,change$ 

N = No change

C = No change

Execution example: EXTZ HL

When the HL register = 6789H, execution sets the HL register to

0089H.

EXTZ XIX

When the XIX register = 12345678H, execution sets the XIX register

to 00005678H.

### EXTS dst

< Extend Sign >

Operation :  $dst < upper half > \leftarrow signed bit of dst < lower half >$ 

Description : Transfers (copies) the signed bit (bit 7 when the operand size is a word, bit 15

when a long word) of the lower half of dst to all bits of the upper half of dst.

Details :


Byte	Size Word	Long word	Mnemonic		Code
×	0	0	EXTS	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

> V = No changeN = No change

> C = No change

Execution example: EXTS HL

When the HL register = 6789H, execution sets the HL register to FF89H.



### DAA dst

< Decimal Adjust Accumulator >

Operation :  $dst \leftarrow decimal adjustment of dst$ 

Description: Decimal adjusts the contents of dst depending on the states of the C, H, and N

flags. Used to adjust the execution result of the add or subtract instruction as

binary-coded decimal (BCD).

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
$\circ$	×	×	DAA	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Opera - tion	N flag before DAA instruction execution	C flag before DAA instruction execution	Upper 4 bits of dst	H flag before DAA instruction execution	Lower 4 bits of dst	Added value	C flag after DAA instruction execution
	0	0	0 to 9	0	0 to 9	00	0
	0	0	0 to 8	0	A to F	06	0
ADD	0	0	0 to 9	1	0 to 3	06	0
	0	0	A to F	0	0 to 9	60	1 1
ADC	0	0	9 to F	0	A to F	66	1 1
	0	0	A to F	1	0 to 3	66	1 1
	0	1	0 to 2	0	0 to 9	60	1 1
	0	1	0 to 2	0	A to F	66	1 1
	0	1	0 to 3	1	0 to 3	66	1
SUB	1	0	0 to 9	0	0 to 9	00	0
SBC	1	0	0 to 8	1	6 to F	FA	0
NEG	1	1	7 to F	0	0 to 9	A0	1 1
	1	1	6 to F	1	6 to F	9A	1 1

Note: Decimal adjustment cannot be performed for the INC or DEC instruction. This is because the C flag does not change.

Flags

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set if a carry from bit 3 to bit 4 occurs as a result of the operation, otherwise 0.

V = 1 is set if the parity (number of 1s) of the result is even, otherwise 0.

N = No change

C=1 is set if a carry occurs from the MSB as a result of the operation or a carry was 1 before operation, otherwise 0.

Execution example: ADD A,B

DAA A

When the A register = 59H and the B register = 13 H,

execution sets the A register to 72H.

### PAA dst

< Pointer Adjust Accumulator >

Operation : if dst < LSB > = 1 then  $dst \leftarrow dst + 1$ 

Description : Increments dst by 1 when the LSB of dst is 1. Does nothing when the LSB of

dst is 0.

Used to make the contents of dst even. With the TLCS-900 series, when accessing 16- or 32-bit data in memory, if the data are loaded from an address starting with an even number, the number of bus cycles is 1 less than that of

the data loaded from an address starting with an odd number.

Details

 our s	Size		Mnemonic		Code
Byte	Word	Long word			
×	$\bigcirc$	$\circ$	PAA	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

S = No change

Z = No change

H = No changeV = No change

N = No change

C = No change

Execution example: PAA XIZ

When the XIZ register = 00234567H, execution increments the XIZ

register by 1 so that it becomes 00234568H.

### MUL dst, src

< Multiply >

Operation :  $dst \leftarrow dst < lower half > \times src (unsigned)$ 

Description: Multiplies unsigned the contents of lower half of dst by those of src and loads

the result to dst.

Details :

Cours	Size		Mnemonic		Code
Byte	Word	Long word			
$\circ$	$\bigcirc$	×	MUL	RR, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
0	$\circ$	×	MUL	rr,#	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
					# <7:0>
					# <15:8>
$\bigcirc$	$\bigcirc$	×	MUL	RR, (mem)	1 m 0 z m m m m
					$\begin{bmatrix} 0 & 1 & 0 & 0 & 0 & R \end{bmatrix}$

Note : When the operation is in bytes,  $dst (word) \leftarrow dst (byte) \times src (byte)$ .

When the operation is in words, dst (long word)  $\leftarrow$  dst (word)  $\times$  src (word).

Match coding of the operand dst with the size of the <u>result</u>.

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: MUL XIX, IY

When the IX register = 1234H and the IY register = 89ABH, execution multiplies unsigned the contents of the IX register by those of

the IY register and sets the XIX register to 09C9FCBCH.

**TOSHIBA TLCS-900** 

: "RR" for the MUL RR,r and MUL RR,(mem) instructions is as listed below: Note

Operation size in bytes (16 bits ← 8 bits × 8 bits)

RR	Code R
WA	001
BC	011
DE	101
HL	111
IX	7
IY	Specifica-
IZ	tion not possible!
SP	J

Operation size in words  $(32^{'} \text{bits} \leftarrow 16 \text{ bits} \times 16 \text{ bits})$ 

RR	Code R
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

Operation size in bytes  $(16 \text{ bits} \leftarrow 8 \text{ bits} \times 8 \text{ bits})$ 

rr	Code r
WA	001
ВС	011
DE	101
HL	111
IX	C7H : F0H
ΙΥ	C7H : F4H
ΙΖ	C7H : F8H
SP	<u>C7H</u> : <u>FCH</u>
	1st byte 2nd byte

<sup>\*2</sup> Any other word registers can be specified in the same extension coding as those for IX to SP.

Operation size in words  $(32 \text{ bits} \leftarrow 16 \text{ bits} \times 16 \text{ bits})$ 

rr	Code r
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

<sup>\*3</sup> When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.
\*4 Any other long word registers can be

<sup>&</sup>quot;rr" for the MUL rr,# instruction is as listed below.

specified in the extension coding.

TLCS-900

## MULS dst, src

< Multiply Signed >

Operation :  $dst \leftarrow dst < lower half > \times src (signed)$ 

Description: Multiplies signed the contents of the lower half of dst by those of src and

loads the result to dst.

Details

:

	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	0	×	MULS	RR, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	×	MULS	rr, #	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
$\circ$	0	×	MULS	RR, (mem)	# <15:8>  1 m 0 z m m m m m 0 1 0 0 1 R

Note : When the operation is in bytes,  $dst(word) \leftarrow dst(byte) \times src(byte)$ .

When the operation is in words, dst (long word)  $\leftarrow$  dst (word)  $\times$  src (word).

Match coding of the operand dst with the size of the <u>result</u>.

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: MULS XIX, IY

When the IX register = 1234H and the IY register = 89ABH, execution multiplies signed the contents of the IX register by those of

the IY register and sets the XIX register to F795FCBCH.

**TOSHIBA TLCS-900** 

Note: "RR" for the MULS RR,r and MULS RR,(mem) instructions is as listed below:

Operation size in bytes (16 bits←8 bits × 8 bits)

RR	Code R
WA	001
ВС	011
DE	101
HL	111
IX	)
IY	Specifica- ≻tion not
IZ	possible!
SP	丿

Operation size in words  $(32 \text{ bits} \leftarrow 16 \text{ bits} \times 16 \text{ bits})$ 

RR	Code R
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

Operation size in bytes (16 bits  $\leftarrow$  8 bits  $\times$  8 bits)

F	
rr	Code r
WA	001
ВС	011
DE	101
HL	111
IX	C7H : F0H
IY	C7H : F4H
IZ	C7H : F8H
SP	<u>C7H</u> : <u>FCH</u>
	1st byte 2nd byte

Any other word registers can be specified in the same extension coding as those for IX to SP.

Operation size in words  $(32 \text{ bits} \leftarrow 16 \text{ bits} \times 16 \text{ bits})$ 

rr	Code r
XWA	000
XBC	001
XDE	010
XHL	011
XIX	100
XIY	101
XIZ	110
XSP	111

<sup>\*3</sup> When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.
\*4 Any other long word registers can be

<sup>&</sup>quot;rr" for the MULS rr,# instruction is as listed below.

specified in the extension coding.

### DIV dst, src

< Divide >

Operation :  $dst < lower half > \leftarrow dst \div src, dst < upper half > \leftarrow remainder (unsigned)$ 

 $Description \quad : \quad Divides \ unsigned \ the \ contents \ of \ dst \ by \ those \ of \ src \ and \ transfers \ the \ quotient$ 

to the lower half of dst, the remainder to the upper half of dst.

Details

Cualis	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	×	DIV	RR, r	1 1 0 z 1 r
$\bigcirc$	$\bigcirc$	×	DIV	rr,#	1   1   0   z   1     r
					$0 \   \ 0 \   \ 0 \   \ 0 \   \ 1 \   \ 0 \   \ 1 \   \ 0$
					#<7:0>
					#<15:8>
$\bigcirc$	$\bigcirc$	×	DIV	RR, (mem)	1 m 0 z m m m m
					$\begin{bmatrix} 0 & 1 & 0 & 1 & 0 & R \end{bmatrix}$

<sup>\*</sup>For RR, see the following page.

Notes : When the operation is in bytes, dst (lower byte)  $\leftarrow dst$  (word)  $\div src$  (byte), dst (upper byte)  $\leftarrow remainder$ .

When the operation is in words, dst (lower word)  $\leftarrow dst$  (long word)  $\div src$  (word), dst (upper word)  $\leftarrow$  remainder. Match coding of the operand dst with the size of the <u>dividend</u>.

Flags

S = No change

Z = No change

H = No change

V = 1 is set when divided by 0 or the quotient exceeds the numerals which can be expressed in bits of dst for load; otherwise, 0 is set.

N = No change

C = No change

TLCS-900

Execution example: DIV XIX,IY

When the XIX register = 12345678H and the IY register = 89ABH, execution results in a quotient of 21DAH and a remainder of 0FDAH,

and sets the XIX register to 0FDA21DAH.

Note: : "RR" of the DIV RR,r and DIV RR,(mem) instruction is as listed below.

Operation size in bytes (8 bits  $\leftarrow$  16 bits  $\div$  8 bits)

RR	Code "R"		
WA	001		
ВС	011		
DE	101		
HL	111		
IX	)		
ΙΥ	Specifica-		
IZ	tion not possible!		
SP	J .		

Operation size in words (16 bits  $\leftarrow$  32 bits  $\div$  16 bits)

RR	Code "R"	
XWA	000	
XBC	001	
XDE	010	
XHL	011	
XIX	100	
XIY	101	
XIZ	110	
XSP	111	

<sup>\*1</sup> When the CPU is in minimum mode, XWA, XBC, XDE, and XHL cannot be used.

"rr" of the DIV rr,# instruction is as listed below.

Operation size in bytes (8 bits  $\leftarrow$  16 bits  $\div$  8 bits)

rr	Code "r"	
WA	001	
ВС	011	
DE	101	
HL	111	
IX	C7H : F0H	
ΙΥ	C7H : F4H	
IZ	C7H : F8H	
SP	<u>C7H</u> : <u>FCH</u>	
	1st byte 2nd byte	

<sup>\*2</sup> Any other word registers can be specified in the same extension coding as IX to SP.

Operation size in words (16 bits ← 32 bits ÷ 16 bits)

rr	Code "r"	
XWA	000	
XBC	001	
XDE	010	
XHL	011	
XIX	100	
XIY	101	
XIZ	110	
XSP	111	

<sup>\*3</sup> When the CPU is in minimum mode, XWA, XBC, XDE, and XHL cannot be used.

<sup>\*4</sup> Any other long word registers can be specified in the extension coding.

**TOSHIBA** 

## DIVS dst, src

< Divide Signed >

Operation :  $dst < lower half > \leftarrow dst \div src, dst < upper half > \leftarrow remainder (signed)$ 

Description : Divides signed the contents of dst by those of src and transfers the quotient to

the lower half of dst, the remainder to the upper half of dst.

Details

Cuaiis	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	×	DIVS	RR, r	1   1   0   z   1     r
$\bigcirc$	$\bigcirc$	×	DIVS	rr,#	1   1   0   z   1     r
					$0 \ , 0 \ , 0 \ , 0 \ , 1 \ , 0 \ , 1 \ , 1$
					#<7:0>
					#<15:8>
$\bigcirc$	$\bigcirc$	×	DIVS	RR, (mem)	1 m 0 z m m m m

<sup>\*</sup> For RR, see the following page.

Notes

: When the operation is in bytes, dst (lower byte) ← dst (word) ÷ src (byte), dst (upper byte) ← remainder.

When the operation is in words, dst (lower word)  $\leftarrow$  dst (long word)  $\div$  src (word), dst (upper word)  $\leftarrow$  remainder.

Match coding of the operand dst with the size of the <u>dividend</u>. The sign of the remainder is the same as that of the dividend.

Flags

S = No change

Z = No change

H = No change

V = 1 is set when divided by 0, or the quotient exceeds the value which can be expressed in bits of the dst used for loading, otherwise 0.

N = No change

C = No change

Execution example: DIVS XIX,IY

When the XIX register = 12345678H and the IY register = 89ABH, execution results in the quotient as 16EEH and the remainder as

D89EH, and sets the XIX register to 16EED89EH.

Note: "RR" of the DIVS RR,r and DIVS RR,(mem) instruction is as listed below.

Operation size in bytes (8 bits  $\leftarrow$  16 bits  $\div$  8 bits)

RR	Code "R"
WA	001
ВС	011
DE	101
HL	111
IX	)
IY	Specifica-
IZ	possible!
SP	ノ

Operation size in words (16 bits  $\leftarrow$  32 bits  $\div$  16 bits)

RR	Code "R"		
XWA	000		
XBC	001		
XDE	010		
XHL	011		
XIX	100		
XIY	101		
XIZ	110		
XSP	111		

<sup>\*1</sup> When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

Operation size in bytes (8 bits  $\leftarrow$  16 bits  $\div$  8 bits)

rr	Code "r"
WA	001
ВС	011
DE	101
HL	111
IX	C7H : F0H
IY	C7H : F4H
IZ	C7H : F8H
SP	<u>C7H</u> : <u>FCH</u>
	1st byte 2nd byte

<sup>\*2</sup> Any other word registers can be specified in the same extension coding as those for IX to SP.

Operation size in words (16 bits ← 32 bits ÷ 16 bits)

rr	Code "r"		
XWA	000		
XBC	001		
XDE	010		
XHL	011		
XIX	100		
XIY	101		
XIZ	110		
XSP	111		

<sup>\*3</sup> When the CPU is in minimum mode, XWA, XBC, XDE, or XHL cannot be used.

<sup>&</sup>quot;rr" of the DIVS rr,# instruction is as listed below.

<sup>\*4</sup> Any other long word registers can be specified in the extension coding.

### MULA dst

< Multiply and Add >

Operation :  $dst \leftarrow dst + (XDE) \times (XHL)$ ,  $XHL \leftarrow XHL - 2$ 

Description: Multiplies signed the memory data (16 bits) specified by the XDE register by

the memory data (16 bits) specified by the XHL register . Adds the result (32 bits) to the contents of dst (32 bits) and loads the sum to dst (32 bits). Then,

decrements the contents of the XHL register by 2.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	MULA	rr	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

Note: Match coding of the operand dst with the operation size (long word).

Flags

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = No change.

V = 1 is set when an overflow occurs as a result, otherwise 0.

N = No change.C = No change.


Execution example: MULA XIX

Under the following conditions, execution sets the XIX register to 4795FCBCH and the XHL register to 1FEH.

Conditions: XIX register = 50000000H XDE register = 100H XHL register = 200H

Memory data (word) at address 100H = 1234H

 $Memory\ data\ (word)\ at\ address\ 200H\ =\ 89ABH$ 



### MINC1 num, dst

< Modulo Increment 1 >

Operation : if  $(dst \mod num) = (num-1)$  then  $dst \leftarrow dst - (num-1)$  else  $dst \leftarrow dst + 1$ .

Description : When the modulo num of dst is num-1, decrements dst by num-1.

Otherwise, increments dst by 1. Used to operate pointers for cyclic memory

table.

Details

 oais	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	MINC1	#, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note : The operand # must be 2 to the nth power. (n = 1 to 15)

Flags

S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

Execution example: Increments the IX register by cycling from  $1200\mathrm{H}$  to  $1207\mathrm{H}$ .

MINC1 8, IX

When the IX register = 1206H, execution sets the IX register to 1207H. Further execution decrements the IX register by 8-1 and sets the IX register to 1200H, since the IX register modulo 8=8-1.



### MINC2 num, dst

< Modulo Increment 2 >

Operation : if  $(dst \mod num) = (num-2)$  then  $dst \leftarrow dst - (num-2)$  else  $dst \leftarrow dst + 2$ .

Description : When the modulo num of dst is num-2, decrements dst by num-2.

Otherwise, increments dst by 2. Used to operate pointers for cyclic memory

table.

Details

Cualis	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	MINC2	#,r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note : The operand # must be 2 to the nth power. (n = 2 to 15)

Flags

S = No change

Z = No change

H = No change


V = No change

N = No changeC = No change

Execution example: Increments the IX register by cycling from 1230H to 1237H.

MINC2 8,IX

When the IX register = 1234H, execution sets the IX register to 1236H. Further execution decrements the IX register by 8-2 and sets the IX Register to 1230H, since the IX register modulo 8=8-2.



TOSHIBA TLCS-900

### MINC4 num, dst

< Modulo Increment 4 >

Operation : if  $(dst \mod num) = (num-4)$  then  $dst \leftarrow dst - (num-4)$  else  $dst \leftarrow dst + 4$ .

Description : When the modulo num of dst is num-4, decrements dst by num-4.

Otherwise, increments dst by 4. Used to operate pointers for cyclic memory

table.

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	MINC4	#,r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note : The operand # must be 2 to the nth power. (n = 3 to 15)

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change


 $N = No\,change$ 

C = No change

Execution example: Increments the IX register by cycling from 1240H to 127FH.

MINC4 40H,IX

When the IX register = 1278H, execution sets the IX register to 127CH. Further execution decrements the IX register by 40H-4 and sets the IX register to 1240H, since the IX register modulo 40H=40H-4.



**TOSHIBA TLCS-900** 

#### MDEC1 dst num,

< Modulo Decrement 1 >

Operation : if  $(dst \mod num) = 0$  then  $dst \leftarrow dst + (num - 1)$  else  $dst \leftarrow dst - 1$ .

Description: When the modulo num of dst is 0, increments dst by num -1.

Otherwise, decrements dst by 1. Used to operate pointers for cyclic memory


table.

Details

		Size		Mnemonic		Code
_	Byte	Word	Long word			
	×	0	×	MDEC1	#,r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note : The operand # must be 2 to the nth power. (n = 1 to 15)

Flags



S = No change

Z = No change

H = No change


V = No change

N = No changeC = No change

Execution example: Decrements the IX register by cycling from 1230H to 1237H.

MDEC1 8, IX

When the IX register = 1231H, execution sets the IX register to 1230H. Further execution increments the IX register by 8-1 and sets the IX register to 1237H, since the IX register modulo 8 = 0.



TOSHIBA TLCS-900

### MDEC2 num, dst

< Modulo Decrement 2 >

Operation : if  $(dst \mod num) = 0$  then  $dst \leftarrow dst + (num - 2)$  else  $dst \leftarrow dst - 2$ .

Description: When the modulo num of dst is 0, increments dst by num -2.

Otherwise, decrements dst by 2. Used to operate pointers for cyclic memory

table.

Details

0 000		Size		Mnemonic		Code
B	Byte	Word	Long word			
	×	0	×	MDEC2	#, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note : The operand # must be 2 to the nth power. (n = 2 to 15)

Flags

S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

Execution example: Decrements the IX register by cycling from 1238H to 123FH.

MDEC2 8,IX

When the IX register = 123AH, execution sets the IX register to 1238H. Further execution increments the IX register by 8-2 and sets the IX register to 123EH, since the IX register modulo 8=0.



TOSHIBA TLCS-900

### MDEC4 num, dst

< Modulo Decrement 4 >

Operation : if (dst mod num) = 0 then  $dst \leftarrow dst + (num - 4)$  else  $dst \leftarrow dst - 4$ .

Description: When the modulo num of dst is 0, increments dst by num-4. Otherwise,

decrements dst by 4. Used to operate pointers for cyclic memory table.

Details

Cualis	Size		Mnemonic		Code
Byte	Word	Long word			
×	0	×	MDEC4	#, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $

Note : The operand # must be 2 to the nth power. (n = 3 to 15)

Flags

S = No change

Z = No change

H = No change

V = No change


N = No change

C = No change

Execution example: Decrements the IX register by cycling from 1280 H to 12 FFH.

MDEC4 80H,IX

When the IX register = 1284H, execution sets the IX register to 1280H. Further execution increments the IX register by 80H-4 and sets the IX register to 12FCH, since the IX register modulo 80H=0.



# AND dst, src

< And >

 $Operation \quad : \quad dst \leftarrow dst \ AND \ src$ 

Description : Ands the contents of dst and src, then transfers the result to dst.

(Truth table)

А	В	A and B
0	0	0
0	1	0
1	0	0
1	1	1

Details

Oetails Byte	: Size Word	Long word	Mnemonic		Code
0	0	0	AND	R, r	1   1   z   z   1   r
0	0	0	AND	r, #	1   1   z   z   1     r     1   1   0   0   4 < 7:0 >   # < 15:8 >
					#<23:16> #<31:24>
$\bigcirc$	$\circ$	0	AND	R, (mem)	1 m z z m m m m m
$\circ$	0	$\bigcirc$	AND	(mem), R	1 m z z m m m m m
0	0	×	AND <w></w>	(mem), #	1 m 0 z m m m m 0 0 1 1 1 1 1 0 0 #<7:0>

TOSHIBA TLCS-900

Flags:

S = MSB value of the result is set.

Z = 1 is set if the result is 0, otherwise 0.

H = 1 is set.

V=1 is set if a parity of the result is even, 0 if odd. If the operand is 32 bits, an undefined value is set.

N = Cleared to zero.C = Cleared to zero.

Execution example: AND HL,IX

When the HL register = 7350 H and the IX register = 3456 H, execution sets the HL register to 3050 H.

# OR dst, src

< Logical OR >

 $Operation \quad : \quad dst \!\leftarrow\! dst \, OR \, src$ 

 $Description \quad : \quad Ors \ the \ contents \ of \ dst \ with \ those \ of \ src \ and \ loads \ the \ result \ to \ dst.$ 

(Truth table)

Α	В	A OR B
0	0	0
0	1	1
1	0	1
1	1	1

Details

D4-	Size	T	Mnemonic		Code
Byte	Word	Long word			
0	$\circ$	0	OR	R, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	0	OR	r, #	$\begin{array}{ c c c c c c }\hline 1 & 1 & z & z & 1 & r & \\\hline 1 & 1 & 0 & 0 & 1 & 1 & 1 & 0 \\\hline & \# < 7:0 > & & & & \\\hline \end{array}$
					#<15:8>
					#<23:16>
					#<31:24>
0	$\circ$	$\circ$	OR	R, (mem)	1 m z z m m m m m
$\circ$	$\circ$	$\circ$	OR	(mem), R	1 m z z m m m m m
$\circ$	$\circ$	×	OR <w></w>	(mem), #	1   1   1   0   1   R     R
					$\begin{bmatrix} 0 & 0 & 1 & 1 & 1 & 1 & 1 & 0 \end{bmatrix}$
					#<7:0>
					#<15:8>

TOSHIBA TLCS-900

Flags : S Z H V N C \* \* \* 0 \* 0 0

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = 0 is set.

V=1 is set when the parity (number of 1s) of the result is even, 0 when odd. When the operand is 32-bit, an undefined value is set.

N = Cleared to 0.C = Cleared to 0.

Execution example: OR HL, IX

When the HL register = 7350 H and the IX register is 3456 H, execution sets the HL register to 7756 H.

# XOR dst, src

< Exclusive OR >

Operation : dst←dst XOR src

Description : Exclusive ors the contents of dst with those of src and loads the result to dst.

(Truth table)

А	В	A XOR B
0	0	0
0	1	1
1	0	1
1	1	0

Details :

	valis	Size		Mnemonic		Code
_	Byte	Word	Long word			
	$\circ$	0	$\bigcirc$	XOR	R, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
	0	0	0	XOR	r,#	1   1   z   z   1   r   1   1   0   0   1   1   0   1 #<7:0>
						#<15:8>
						#<23:16>
						#<31:24>
	$\bigcirc$	$\circ$	$\circ$	XOR	R, (mem)	1 m z z m m m m m
	$\bigcirc$	0	$\circ$	XOR	(mem), R	1 m z z m m m m m
	$\bigcirc$	$\circ$	×	XOR <w></w>	(mem), #	1 m 0 z m m m m
						0 0 1 1 1 1 1 0 1
						#<7:0>
						#<15:8>

Flags : S Z H V N C

S = MSB value of the result is set.

Z = 1 is set when the result is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even as a result, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Cleared to 0.C = Cleared to 0.

Execution example: XOR HL, IX

0011

0100

0101

XOR)

When the HL register = 7350H and the IX register = 3456H, execution sets the HL register to 4706H.

0110 ← IX register (before execution)

0111 0011 0101 0000  $\leftarrow$  HL register (before execution)

 $0100 \quad 0111 \quad 0000 \quad 0110 \quad \leftarrow \quad \text{HL register (after execution)}$ 

**TOSHIBA** 

### CPL dst

< Complement >


Operation :  $dst \leftarrow Ones$  complement of dst

Description : Transfers the value of ones complement (inverted bit of 0/1) of dst to dst.

Details


Julia	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	×	CPL	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags



Execution example: CPL WA

When the WA register = 1234H, execution sets the WA register to EDCBH.



#### LDCF num, src

< Load Carry Flag >

Operation :  $CY \leftarrow src < num >$ 

Description : Loads the contents of bit num of src to the carry flag.

Details

	D4 -	Size	T	Mnemonic		Code
_	Byte	Word	Long word			
	$\bigcirc$	$\bigcirc$	×	LDCF	#4, r	$egin{bmatrix} 1 & 1 & 0 & z & 1 & r &                          $
						0,0,1,0,0,0,1,1
						0 0 0 0 # 4
	$\bigcirc$	$\bigcirc$	×	LDCF	A, r	$\begin{bmatrix} 1 & 1 & 0 & z & 1 & r \end{bmatrix}$
					ŕ	0 0 1 0 1 1 1
	$\bigcirc$	×	×	LDCF	#3, (mem)	1 m 1 1 m m m m m
					, .	1 0 0 1 1   1   #3
	$\bigcirc$	×	×	LDCF	A, (mem)	1 m 1 . 1 m . m . m . m
	$\cup$	^	^	прог	Λ, (ΠΙΕΠΙ)	
						$\begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 1 & 1 \end{bmatrix}$

Notes : When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the value of the carry flag is undefined.

Flags

S = No change

Z = No change

H = No change

V = No change


N = No change

C = Contents of bit num of src is set.

Execution example: LDCF 6, (100H)

When the contents of memoryad address 100 = 01000000B (binary),

execution sets the carry flag to 1.



## STCF num, dst

< Store Carry Flag >

Operation :  $dst < num > \leftarrow CY$ 

Description : Loads the contents of the carry flag to bit num of dst.

Details :

Byte	Size Word	Long word	Mnemonic		Code
0	0	×	STCF	#4, r	1   1   0   z   1   r         0   0   1   0   0   1   0   0       0   0   0   0   #   4
$\circ$	$\bigcirc$	×	STCF	A, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
$\bigcirc$	×	×	STCF	#3, (mem)	1 m 1 1 m m m m m m m m m m m m m m m m
$\bigcirc$	×	×	STCF	A, (mem)	1 m 1 1 m m m m m m m m m m m m m m m m

Note: When bit num is specified by the A register, the value of the lower 4 bits of the A register is used. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the operand value does not change.

Flags

S = No change

Z = No change

H = No change


V = No change

 $N = No\,change$ 

C = No change

Execution example: STCF 5, (100H)

When the contents of memory at address 100H = 00H and the carry flag = 1, execution sets the contents of memory at address 100H to 00100000B (binary).



#### ANDCF num, src

< And Carry Flag >

Operation :  $CY \leftarrow CY$  and src < num >

Description: Ands the contents of the carry flag and bit num of src, and transfers the

result to the carry flag.

Details

,	Jair	Size		Mnemonic		Code
_	Byte	Word	Long word			
	$\bigcirc$	$\bigcirc$	×	ANDCF	#4, r	1   1   0   z   1     r
						$\begin{bmatrix} 0 & 0 & 1 & 0 & 0 & 0 & 0 & 0 \end{bmatrix}$
						$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
	$\bigcirc$	$\bigcirc$	×	ANDCF	A, r	1   1   0   z   1     r
						$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
	$\bigcirc$	×	×	ANDCF	#3, (mem)	1 m 1 1 m m m m
						$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
	$\bigcirc$	×	×	ANDCF	A, (mem)	1 m 1 1 m m m m
						$\begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 \end{bmatrix}$

Notes: When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the result is undefined.

Flags

S = No change

Z = No change

H = No change


V = No change

N = No change

C = The value obtained by anding the contents of the carry flag and the bit num of src is set.

Execution example: ANDCF 6,(100H)

When the contents of memory address 100 = 01000000B (binary) and the carry flag = 1, execution sets the carry flag to 1.



## ORCF num, src

< OR Carry Flag >

Operation :  $CY \leftarrow CY OR src < num >$ 

Description : Ors the contents of the carry flag with those of bit num of src and loads the

result to the carry flag.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
$\circ$	0	×	ORCF	#4, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
0	0	×	ORCF	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\circ$	×	×	ORCF	#3,(mem)	1 m 1 1 m m m m m m m m m m m m m m m m
$\bigcirc$	×	×	ORCF	A, (mem)	1 m 1 1 m m m m m 0 0 1 0 1 0 1 0 1

Note: When bit num is specified by the A register, the value of the lower 4 bits of the A register is used as bit num. When the operand is a byte and the value of the lower bits of bit num is from 8 to 15, the result is undefined.

flag:

S = No change

Z = No change

H = No change


V = No change

N = No change

C = The result of or-ing the contents of the carry flag with those of bit num of src is set.

Execution example: ORCF 6, (100H)

When the contents of memory at address 100H = 01000000B (binary) and the carry flag = 0, execution sets the carry flag to 1.



### XORCF num, src

< Exclusive OR Carry Flag >

Operation :  $CY \leftarrow CY XOR src < num >$ 

Description: Exclusive ors the contents of the carry flag and bit num of src, and loads the

result to the carry flag.

Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\circ$	×	XORCF	#4, r	$\begin{array}{c c c c c c c c c c c c c c c c c c c $
					$\left[ \begin{array}{c ccccccccccccccccccccccccccccccccccc$
$\bigcirc$	$\bigcirc$	×	XORCF	A, r	1 1 0 z 1 r
					$\begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \end{bmatrix}$
$\bigcirc$	×	×	XORCF	#3, (mem)	1 m 1 1 m m m m
					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\bigcirc$	×	×	XORCF	A, (mem)	1 m 1 1 m m m m
					$\begin{bmatrix} 0 & 0 & 1 & 0 & 1 & 0 & 1 & 0 \end{bmatrix}$

Note: When bit num is specified by the A register, the value of the lower 4 bits of the A register is used. When the operand is a byte and the value of the lower 4 bits of bit num is from 8 to 15, the result is undefined.

Flags

S = No change

Z = No change

H = No change


V = No change

N = No change

C = The value obtained by exclusive or-ing the contents of the carry flag with those of bit num of src is set.

Execution example: XORCF 6, (100H)

When the contents of memory at address 100H = 01000000B (binary) and the carry flag = 1, execution sets the carry flag to 0.



### **RCF**

< Reset Carry Flag >

Operation :  $CY \leftarrow 0$ 

Description : Resets the carry flag to 0.

Details :

Mnemonic Code

RCF 0 0 0 1 0 0 0 0

S = No change

Z = No change

H = Reset to 0.

V = Reset to 0.

N = No change

C = Reset to 0.

## SCF

< Set Carry Flag >

Operation :  $CY \leftarrow 1$ 

Description : Sets the carry flag to 1.

Details :

Mnemonic Code

SCF 0 0 0 1 0 0 1 0 0 1

S = No change

Z = No change

H = Reset to 0.

V = No change

N = Reset to 0.

C = Set to 1.

### CCF

< Complement Carry Flag >

Operation :  $CY \leftarrow inverted value of CY$ 

Description : Inverts the contents of the carry flag.


Details

Mnemonic Code

**CCF** 

0 0 0 1 0 1 0 0 1 0

Flags



S = No changeZ = No change

H = An undefined value is set.

V = No changeN = Reset to 0.

C = Inverted value of itself is set.

Execution example: When the carry flag = 0, executing CCF sets the carry flag to 1;

Inverted

executing CCF again sets the carry flag to 0.

O Carry flag (before execution)

1 Carry flag (before execution)

Inverted

Carry flag (after execution)

Carry flag (after execution)

## **ZCF**

< Zero flag to Carry Flag >

Operation : CY ← inverted value of Z flag

Description : Loads the inverted value of the Z flag to the carry flag.

Details :

Mnemonic Code

ZCF 0 0 0 1 0 1 1 1

S = No changeZ = No change


H = An undefined value is set.

V = No changeN = Reset to 0.

C = The inverted value of the Z flag is set.

Execution example: ZCF

When the Z flag = 0, execution sets the carry flag to 1.



## BIT num, src

< Bit test >

Operation :  $Z flag \leftarrow inverted value of src < num >$ 

 $Description \quad : \quad Transfers \ the \ inverted \ value \ of \ the \ bit \ num \ of \ src \ to \ the \ Z \ flag.$ 

Details

	-	Size	_	Mnemonic		Code
-	Byte	Word	Long word			
	$\bigcirc$	$\bigcirc$	×	BIT	#4, r	1   1   0   z   1     r
						$\begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 1 & 1 \end{bmatrix}$
						0 0 0 0 # 4
	$\bigcirc$	×	×	BIT	#3, (mem)	1 m 1 1 m m m m
						1 1 0 0 1 #3

Flags : S Z H V N C  $\times$  \* 1  $\times$  0 -

S = An undefined value is set.

Z = The inverted value of src < num > is set.

H = 1 is set.


V = An undefined value is set.

N = Reset to 0.C = No change

Execution example: BIT 5,(100H)

When the contents of memory address 100 = 00100000B (binary),

execution sets the Z flag to 0.



## RES num, dst

< Reset >

Operation :  $dst < num > \leftarrow 0$ 

Description : Resets bit num of dst to 0.

Details

0 0001210	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	×	RES	#4, r	1   1   0   z   1     r
					$\begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 0 & 0 \end{bmatrix}$
					0 0 0 0 0 # 4 1
$\bigcirc$	×	×	RES	#3, (mem)	1 m 1 1 m m m m
					1 0 1 1 0   #3

Flags : S Z H V N C

S = No changeZ = No change

H = No change

V = No change


 $N = No\,change$ 

C = No change

Execution example: RES 5, (100H)

When the contents of memory at address 100H = 00100111B (binary),

execution sets the contents to  $00000111B\ (binary)$ .



## SET num, dst

< Set >

Operation :  $dst < num > \leftarrow 1$ 

Description: Sets bit num of dst to 1.

Details

Culls	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	×	SET	#4, r	1 1 0 z 1 r
					$\begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 0 & 1 \end{bmatrix}$
					0 0 0 0 0 # 4
$\bigcirc$	×	×	SET	#3, (mem)	1 m 1 1 m m m m
					1   0   1   1   1     #3

Flags : S Z H V N C

S = No changeZ = No change

H = No change


V = No change

N = No changeC = No change

Execution example: SET 5, (100H)

When the contents of memory at address 100H = 0000000B (binary), execution sets the contents of memory at address 100H to 00100000B

(binary).



## CHG num, dst

< Change >

Operation :  $dst < num > \leftarrow Inverted value of dst < num >$ 

Description: Inverts the value of bit num of dst.

Details

	Size		Mnemonic		$\mathbf{Code}$
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	×	CHG	#4, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
					$\begin{bmatrix} 0 & 0 & 1 & 1 & 0 & 0 & 1 & 0 \end{bmatrix}$
					0 0 0 0 0 #4
$\bigcirc$	×	X	CHG	#3, (mem)	1 m 1 1 m m m m
					1 1 0 0 0 #3

Flags : S Z H V N C

S = No change

Z = No change

H = No change


V = No change

N = No change

C = No change

Execution example: CHG 5,(100H)

When the contents of memory address 100 = 00100111B (binary), execution sets the contents to 00000111B (binary).



#### TSET dst num,

< Test and Set >

Operation :  $Z flag \leftarrow inverted value of dst < num >$ 

 $dst < num > \leftarrow 1$ 

Description: Loads the inverted value of the bit num of dst to the Z flag.

Then the bit num of dst is set to "1".

Details

Size				Mnemonic	Code
 byte	word	long wo	ord		
$\bigcirc$	$\bigcirc$	×	TSET	#4, r	1   1   z   z   1     r
					$0 \   \ 0 \   \ 1 \   \ 1 \   \ 0 \   \ 1 \   \ 0 \   \ 0$
					$oxed{0\  \ 0\  \ 0\  \ 0\  \ \#\  \ 4\  }$
$\bigcirc$	×	×	TSET	#3, (mem)	1 m 1 1 m m m m
					1,0,1,0,1 # 3

Flags

S = An undefined value is set.

Z = The inverted value of the src < num > is set.

H = Set to 1

V = An undefined value is set.

N = Set to 0

C = No change

Execution example: When the contents of memory at address 100H=00100000B (binary),

TSET 3, (100H) execution sets the Z flag to 1, the contents of memory at

address 100H = 00101000B (binary).



## BS1B dst, src

< Bit Search 1 Backward >

Operation :  $dst \leftarrow src backward searched value$ 

Description : Searches the src bit pattern backward (from MSB to LSB) for the first bit set

to 1 and transfers the bit number to dst.

Details

s :

$\mathbf{Size}$			$\mathbf{M}\mathbf{n}\mathbf{e}\mathbf{m}\mathbf{o}\mathbf{n}\mathbf{i}\mathbf{c}$		$\operatorname{Code}$	
_	Byte	Word	Long word			
	×	0	×	BS1B	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Note: dst in the operand must be the A register; src must be the register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

Flags:

S = No change

Z = No change

H = No change


V = 1 is set if the contents of src are all 0s (no bit is set to 1), otherwise 0.

N = No change

C = No change

Execution example: BS1B A,IX

When the IX register = 1200H, execution sets the A register to 0CH.



## BS1F dst, src

< Bit Search 1 Forward >

Operation :  $dst \leftarrow src$  forward searched result

Description : Searches the src bit pattern forward (from LSB to MSB) for the first bit set to

1 and transfers the bit number to dst.

Details :

	Size		Mnemonic		$\operatorname{Code} olimits$			
Byte	Word	Long word						
×	0	×	BS1F	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			

Note: dst in the operand must be the A register; src must be a register in words. If no bit set to 1 is found in the searched bit pattern, sets the A register to an undefined value and the V flag to 1.

Flags

S = No change

Z = No change

H = No change


V = 1 is set if the contents of src are all 0s (no bit is set to 1), otherwise 0.

N = No change

C = No change

Execution example: BS1F A,IX

When the IX register = 1200 H, execution sets the A register to 09H.



## NOP

### <No Operation>

Operation : None.

Description : Does nothing but moves execution to the next instruction. The object code of

this instruction is 00H.

Details :

Mnemonic Code

NOP 0 0 0 0 0 0 0 0 0

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

## **NORMAL**

< Normal >

This is privileged instruction in 900.

Operation : SYSM bit  $\leftarrow 0$ 

Description: Resets the SYSM bit in status register to 0 and changes the CPU to normal

mode.


Details :

Mnemonic Code

NORMAL

0 0 0 0 0 0 0 0 0 1

Flags



S = No change

Z = No change

H = No change

 $V = No\,change$ 


N = No change

C = No change

Note: Basically, only the software interrupt (SWI) instruction changes the mode from normal to system by software. The following change the mode:

- (1) SWI
- (2) Privilege violation interrupt
- (3) Illegal instruction interrupt
- (4) Hardware interrupt
- (5) Reset

The SWI instruction is used to change the mode to system in the middle of program execution, as shown below.





<Maximum>

This is privileged instruction in 900.

Operation :  $Max bit \leftarrow 1$ 

Description : Sets the MAX bit in status register to 1. Changes the CPU operation mode to

maximum.

Details

Mnemonic Code

MAX

 $0 \, , 0 \, , 0 \, , 0 \, , 0 \, , 1 \, , 0 \, , 0$ 

Flags: S Z

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Note: Basically, there is no instruction for changing from maximum to minimum mode. However, if it is absolutely necessary, execute either of the following ways but it is in system mode only.

(1) PUSH SR

RES 3, (XSP+1)

POP SR

## EI num

<Enable Interrupt>

This is privileged instruction in 900 CPU.

Operation : IFF  $\langle 2:0 \rangle \leftarrow \text{num}$ 

Description: Sets the contents of the IFF<2:0> in the status register to num. After

execution, the CPU interrupt receive level becomes num.

Details :

Mnemonic Code

EI [#3]

Note: A value from 0 to 7 can be specified as the operand value. If the operand is omitted, the default value is "0"  $(EI \ 0)$ .

Flags

S = No change

Z = No change

H = No change

V = No change

N = No changeC = No change

## $\mathbf{DI}$

### <Disable Interrupt>

### This is privileged instruction in 900 CPU.

Operation : IFF  $< 2:0 > \leftarrow 7$ 

Description : Sets the contents of the interrupt enable flag (IFF) <2:0> in status register

to 7. After execution, only non-maskable interrupts (interrupt level 7) can be

received.

Details :

Mnemonic Code

DI

Flags:

S = No change

Z = No change

H = No changeV = No change

N = No change

C = No change

## PUSH SR

### <Push SR>

### This is privileged instruction in 900.

Operation :  $(-XSP) \leftarrow SR$ 

Description: Decrements the contents of the stack pointer XSP by 2. Then loads the

contents of status register to the memory address specified by the stack

pointer XSP.

Details :

Size			Mnemonic		Code
Byte	Word	Long word			
×	$\bigcirc$	×	PUSH	SR	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

 $N = No\,change$ 

C = No change

**TOSHIBA** 

## POP SR

< Pop SR >

This is privileged instruction in 900.

Operation :  $SR \leftarrow (XSP +)$ 

Description : Loads the contents of the address specified by the stack pointer XSP to status

register. Then increments the contents of the stack pointer XSP by 2.

Details


000115		Size		Mnemonic		Code			
	Byte	Word	Long word						
	×	$\bigcirc$	×	POP	SR	$\begin{bmatrix} 0 & 0 & 0 & 0 & 0 & 0 & 1 & 1 \end{bmatrix}$			

Flags

Note

The timing for executing this instruction is delayed by several states than that for fetching the instruction. This is because an instruction queue (4 bytes) and pipeline processing method is used.

Note, when changing from the system area to the normal area using this instruction, that the access area of the instruction code immediately after this instruction is used as the access area before execution of this instruction. The figure below is an example.



### SWI num

< Software Interrupt >

Operation : [The case of 900]

- 1) Temp←SR
- 2) SYSM bit←1
- 3)  $XSP \leftarrow XSP 4$  ... in minimum mode

or

XSP←XSP-6 …in maximum mode

- 4) (XSP)←Temp
- 5)  $(XSP+2)\leftarrow 16$  bit PC ··· in minimum mode

01

 $(XSP+2)\leftarrow 32$  bit PC ... in maximum mode

6)  $PC \leftarrow 8000H + num \times 10H$ 

Description: After the mode is changed to system mode, the 900 CPU saves to the stack

area the contents of the status register before execution of the SWI instruction and contents of the program counter which indicate the address next to the SWI instruction. Finally, jumps to address  $8000H + num \times 10H$ .

Details :

Mnemonic Code

SWI [#3]

Note 1 : A value from 0 to 7 can be specified as the operand value. When the operand coding is omitted, SWI 7 is assumed.

Note 2 : The status register structure is as shown below.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SYSM	IFF2	IFF1	IFF0	MAX	RFP2	RFP1	RFP0	S	Z	"0"	Н	"0"	V	N	С

# Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change


N = No change


C = No change

### Execution example:

SWI 5

In minimum mode, when the stack pointer XSP = 100H, the status register = 0000H, executing the above instruction at memory address 8400H sets the status register to 8000H, writes the contents of the previous status register 0000H in memory address 00FCH, and the contents of the program counter 8401H in memory address 00FEH, then jumps to address 8050H.





## **HALT**

< Halt CPU >

This is privileged instruction in 900 CPU.

Operation : CPU halt

Description : Halts the instruction execution. To resume, an interrupt must de received.

Details :

Mnemonic Code

HALT

 $0 \, , 0 \, , 0 \, , 0 \, , 0 \, , 1 \, , 0 \, , 1$ 

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No changeC = No change

# LDC dst, src

< Load Control Register >

This is privileged instruction in 900 CPU.

Operation :  $dst \leftarrow src$ 

Description : Loads the contents of src to dst.

Details

	Size		Mnemonic		$\mathbf{Code}$
Byte	Word	Long word			
0	0	0	LDC	cr, r	1   1   z   z   1     r
$\bigcirc$	0	0	LDC	r, cr	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags : S Z H V N C

S = No change

Z = No changeH = No change

V = No change

N = No change

C = No change

Execution example: LDC DMAC0, WA

When the WA register = 1234H, execution sets control register

DMAC0 to 1234H.

## LDX dst, src

< Load eXtract >

Operation :  $dst \leftarrow src$ 

Description: Loads the contents of src to dst. The effective code is assigned to this

instruction every other byte. Used to fetch the code from 8-bit data bus

memory in 16-bit data bus mode.

Details

	Size		Mnemonic		Code
Byte	Word	Long word			
0	×	×	LDX	(#8),#	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
					$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$

Note  $\,$ : Even if the second, fourth, or sixth instruction code value is not 00H, the

instruction operates correctly.


Flags

V = No changeN = No change


C = No change

Execution example: LDX (6AH), 9CH

Using the TMP96C141, the example executes the program using an EPROM which has an 8-bit data bus. After reset, starts fetching the program code in 16-bit data bus mode. When the program starts with an external memory with an 8-bit data bus, loads the above instruction to the start address, 8000H. Execution writes the 9CH data to the control register at address 6AH of the built-in programmable chip select/wait controller. As a result, memory addresses 8000H to 3FFFFFH enters 8-bit data bus 0WAIT mode.



### After reset movement



? indicates code input from pins AD8 to 15.

## LINK dst, num

< Link >

Operation :  $(-XSP) \leftarrow dst$ ,  $dst \leftarrow XSP$ ,  $XSP \leftarrow XSP + num$ 

Description : Saves the contents of dst to the stack area. Loads the contents of stack

pointer XSP to dst. Adds the contents of XSP to those of num (signed) and loads the result to XSP. Used for obtaining a local variable area in the stack

area for -num bytes.

Details

Cours	Size		Mnemonic		Code
Byte	Word	Long word			
×	×	0	LINK	r, d16	1   1   1   0   1   r   0   0   0   0   1   1   0   0 d<7:0> d<15:8>

Flags : S Z H V N C

S = No change

Z = No change


H = No change

V = No change

N = No changeC = No change

Execution example: LINK XIZ, -40H

When stack pointer XSP = 280H and the XIZ register = 290H, execution writes 00000290H (long data) at memory address 27CH and sets the XIZ register to 27CH and the stack pointer to XSP 23CH.



## UNLK dst

< Unlink >

Operation :  $XSP \leftarrow dst, dst \leftarrow (XSP +)$ 

Description: Loads the contents of dst to the stack pointer XSP, then pops long word data

from the stack area to dst. Used paired with the Link instruction.

Details

Byte	Size Word	Long word	Mnemonic		Code
×	×		UNLK	r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags : S Z H V N C

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: UNLK XIZ

As a result of executing this instruction after executing the Link instruction, the stack pointer XSP and the XIZ register revert to the same values they had before the Link instruction was executed. (For

details of the Link instruction, see page 104)

### LDF num

< Load Register File Pointer>

Operation :  $RFP < 2: 0 > \leftarrow num$ 

Description: Loads the num value to the register file pointer RFP<2:0> in status

register. Since RFP2 is fixed to 0 in maximum mode, when the num value is

from 4 to 7, RFP is set to from 0 to 3.

Details :

Mnemonic

Code

LDF

#3

Note: In minimum mode, the operand value can be specified from 0 to 7; in maximum mode, from 0 to 3.

Flags : S Z H V N

S = No change

Z = No change

H = No change

V = No change

 $N = No\,change$ 

C = No change

## **INCF**

< Increment Register File Pointer >

Operation :  $RFP < 2:0 > \leftarrow RFP < 2:0 > +1$ 

Description: Increments the contents of RFP<2:0> in the status register by 1. In

maximum mode, RFP2 is fixed to 0.

Details

Mnemonic Code

**INCF** 

 $0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 1 \ | \ 1 \ | \ 0 \ | \ 0$ 

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: INCF

When the contents of RFP<2:0> = 2, execution sets the contents of

RFP<2:0> to 3.

## **DECF**

< Decrement Register File Pointer >

Operation :  $RFP < 2:0 > \leftarrow RFP < 2:0 > -1$ 

Description : Decrements the contents of register file pointer RFP <2:0> in the status

register by 1. In maximum mode, RFP2 is fixed to 0.

Details :

Mnemonic Code

DECF

 $0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 1 \ | \ 1 \ | \ 0 \ | \ 1$ 

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: DECF

When the contents of RFP<2:0> = 2, execution sets the contents of

RFP < 2:0 > to 1.

## SCC condition, dst

< Set Condition Code >

Operation : If cc is true, then  $dst \leftarrow 1$  else  $dst \leftarrow 0$ .

Description: Loads 1 to dst when the operand condition is true; when false, 0 is loaded to

dst.

Details

:

	$\mathbf{Size}$		$\mathbf{M}$ nemonic		$\operatorname{Code}$
Byte	Word	Long word			
$\circ$	0	×	SCC	cc, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

 $Execution\ example:\ SCC\ OV, HL$ 

When the contents of the V flag  $\,=\,1$ , execution sets the HL register to

0001H.

## RLC num, dst


< Rotate Left without Carry >

Operation : {CY←dst <MSB>, dst← left rotate value of dst} Repeat num

Description : Loads the contents of the MSB of dst to the carry flag and rotates left the

contents of dst. Repeats the number of times specified in num.

Description figure:



Details

0 10122	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	RLC	#4, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\bigcirc$	0	0	RLC	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\circ$	0	×	RLC <w></w>	(mem)	1 m 0 z m m m m m 0 1 1 1 1 1 0 0 0

Note: When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times.

When dst is memory, rotating is performed only once.

Flags

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise, 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after rotate. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last rotate is set.

Execution example: RLC 4, HL

When the HL register = 1230H, execution sets the HL register to 2301H and the carry flag to 1.

## RRC num, dst


< Rotate Right without Carry >

Operation :  $\{CY \leftarrow dst < LSB >, dst \leftarrow right rotate value of dst\}$  Repeat num

Description : Loads the contents of the LSB of dst to the carry flag and rotates the contents

of dst to the right. Repeats the number of times specified in num.

Description figure:



Details

Je	tans	: Size		Mnemonic		Code
_	Byte	Word	Long word			
	0	0	0	RRC	#4, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
	0	0	0	RRC	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
	$\bigcirc$	$\circ$	×	RRC <w></w>	(mem)	1 m 0 z m m m m m m 0 1 1 1 1 1 1 1 0 1 0 1 1

Note: When the number of rotates num is specified by the A register, the value of the lower 4 bits of the A register is used as the number of rotates.

Specifying 0 rotates 16 times. When dst is memory, rotating is only once.

Flags

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after rotate, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last rotate is set.

Execution example: RLC 4, HL

When the HL register = 1230H, execution sets the HL register to 0123H and the carry flag to 0.

## RL num, dst


< Rotate Left >

Operation :  $\{CY \& dst \leftarrow left rotates the value of CY \& dst\}$  Repeat num

Description: Rotates left the contents of the linked carry flag and dst.

Repeats the number of times specified in num.

Description figure:



Details

	Size		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	$\bigcirc$	RL	#4, r	1   1   z   z   1     r
					$\begin{bmatrix} 1 & 1 & 1 & 0 & 1 & 0 & 1 & 0 \end{bmatrix}$
					$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\bigcirc$	$\bigcirc$	$\bigcirc$	RL	A, r	1   1   z   z   1     r
					$\begin{bmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 0 & 1 & 0 \end{bmatrix}$
$\bigcirc$	$\bigcirc$	×	RL < W >	(mem)	1 m 0 z m m m m
					$0 \   \ 1 \   \ 1 \   \ 1 \   \ 0 \   \ 1 \   \ 0$

Note: When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times.

When dst is memory, rotating is performed only once.

Flags

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after rotate, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = The value after rotate is set.

Execution example: RL 4, HL

When the HL register = 6230H and the carry flag = 1, execution sets the HL register to 230BH and the carry flag to 0.

## RR num, dst


< Rotate Right >

Operation : {CY & dst ← right rotates the value of CY & dst} Repeat num

Description: Rotates right the linked contents of the carry flag and dst.

Repeats the number of times specified in num.

Description figure:



Details

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	0	RR	#4, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
0	0	$\bigcirc$	RR	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\bigcirc$	0	×	RR <w></w>	(mem)	1 m 0 z m m m m m 0 1 1 1 1 1 0 1 1

Note: When the number of rotates is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 rotates 16 times.

When dst is memory, rotating is performed only once.

Flags

S = MSB value of dst after rotate is set.

Z = 1 is set when the contents of dst after rotate is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after the rotate, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = The value after rotate is set.

Execution example: RR 4, HL

When the HL register = 6230H and the carry flag = 1, execution sets the HL register to 1623H and the carry flag to 0.

## SLA num, dst

< Shift Left Arithmetic >

Operation :  $\{CY \leftarrow dst < MSB >, dst \leftarrow left shift value of dst, \}$ 


 $dst < LSB > \leftarrow 0$  Repeat num

Description : Loads the contents of the MSB of dst to the carry flag, shifts left the contents

of dst, and loads 0 to the LSB of dst. Repeats the number of times specified in

num.

Description chart:



Details :

	Size		Mnemonic		Code
Byte	Word	Long word			
0	0	$\circ$	SLA	#4, r	1   1   z   z   1     r
$\bigcirc$	$\bigcirc$	$\bigcirc$	SLA	A, r	1 1 z z 1 r
					1 1 1 1 1 1 1 0 0
$\bigcirc$	$\bigcirc$	×	SLA < W >	(mem)	1 m 0 z m m m m
					0   1   1   1   1   1   0   0

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V=1 is set when the parity (number of 1s) of dst is even after shifting, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last shift is set.

Execution example: SLA 4, HL

When the HL register = 1234H, execution sets the HL register to 2340H and the carry flag to 1.

**TOSHIBA** 

## SRA num, dst

< Shift Right Arithmetic >


Operation :  $\{CY \leftarrow dst < MSB >, dst \leftarrow right shift value of dst, dst < MSB > is fixed\}$ 

Repeat num

Description: Loads the contents of the LSB of dst to the carry flag and shifts right the

contents of dst (MSB is fixed). Repeats the number of times specified in num.

Description chart:



Details

 Byte	Size Word	Long word	Mnemonic		Code
0	0	0	SRA	#4, r	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $
$\circ$	0	0	SRA	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\circ$	0	×	SRA <w></w>	(mem)	1 m 0 z m m m m 0 1 1 1 1 1 1 0 1

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after shift, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = LSB value of dst before the last shift is set.

Execution example: SRA 4, HL

When the HL register = 8230H, execution sets the HL register to F823H and the carry flag to 0.

**TOSHIBA** 

## SLL num, dst

< Shift Left Logical >

Operation :  $\{CY \leftarrow dst < MSB >, dst \leftarrow left shift value of dst, dst < LSB > \leftarrow 0\}$  Repeat

num

Description : Loads the contents of the MSB of dst to the carry flag, shifts left the contents

of dst, and loads 0 to the MSB of dst. Repeats the number of times specified in

num.

Details

Byte	Size Word Long word		Mnemonic		Code
0	0	0	SLL	#4, r	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\bigcirc$	0	$\bigcirc$	SLL	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
$\circ$	0	×	SLL <w></w>	(mem)	1 m 0 z m m m m m m 0 1 1 1 1 1 1 0

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after shifting, otherwise 0. If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = MSB value of dst before the last shift is set.

Execution example: SLL 4, HL

When the HL register = 1234H, execution sets the HL register to 2340H and the carry flag to 1.

## SRL num, dst

< Shift Right Logical >

Operation :  $\{CY \leftarrow dst < LSB >, dst \leftarrow right shift value of dst, dst < MSB > \leftarrow 0\}$  Repeat


num

Description : Loads the contents of the LSB of dst to the carry flag, shifts right the contents

of dst, and loads 0 to the MSB of dst. Repeats the number of times specified in

num.

Description chart:



Details :

	Size		Mnemonic		$\operatorname{Code}$
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	$\bigcirc$	SRL	#4, r	1   1   z   z   1     r
					1     1     1     0     1     1     1     1
					0 0 0 0   #4
$\bigcirc$	$\bigcirc$	$\bigcirc$	SRL	A, r	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$
					$1_{1}1_{1}1_{1}1_{1}1_{1}1_{1}1$
$\bigcirc$	$\bigcirc$	×	SRL < W >	(mem)	1 m 0 z m m m m
					$\begin{bmatrix} 0 & 1 & 1 & 1 & 1 & 1 & 1 & 1 & 1 \end{bmatrix}$

Note: When the number of shifts, num, is specified by the A register, the value of the lower 4 bits of the A register is used. Specifying 0 shifts 16 times. When dst is memory, shifting is performed only once.

Flags

S = MSB value of dst after shift is set.

Z = 1 is set when the contents of dst after shift is 0, otherwise 0.

H = Reset to 0.

V = 1 is set when the parity (number of 1s) of dst is even after shift, otherwise 0.

If the operand is 32 bits, an undefined value is set.

N = Reset to 0.

C = LSB value of dst before the last shift is set.

Execution example: SRL 4, HL

When the HL register = 1238H, execution sets the HL register to 0123H and the carry flag to 1.

# RLD dst1, dst2

< Rotate Left Digit >

Operation :  $dst1 < 3:0 > \leftarrow dst2 < 7:4 > , dst2 < 7:4 > \leftarrow dst2 < 3:0 > ,$ 

 $dst2 < 3:0 > \leftarrow dst1 < 3:0 >$ 

Description: Rotates left the lower 4 bits of dst1 and the contents of dst2 in units of 4 bits.

Details

	-	Size		Mnemonic		Code
B	yte	Word	Long word			
(	$\circ$	×	×	RLD	[A,] (mem)	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags : S Z H V N C

S = MSB value of the A register after rotate is set.

Z = 1 is set when the contents of the A register after the rotate are 0, otherwise 0.

H = Reset to 0.

V=1 is set when the parity (number of 1s) of the A register is even after the rotate, otherwise 0.

N = Reset to 0.C = No change

Execution example: RLD A, (100H)

When the A register = 12H and the contents of memory at address 100H = 34H, execution sets the A register to 13H and the contents of memory at address 100H to 42H.

## RRD dst1, dst2

< Rotate Right Digit >


Operation :  $dst1 < 3:0 > \leftarrow dst2 < 3:0 >$ ,  $dst2 < 7:4 > \leftarrow dst1 < 3:0 >$ ,

 $dst2 < 3:0 > \leftarrow dst2 < 7:4 >$ 

Description: Rotates right the lower 4 bits of dst1 and the contents of dst2 in units of 4

bits.

Description figure:



Details

	Size		Mnemonic		Code
Byte	Word	Long word			
0	×	×	RRD	[A,] (mem)	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$

Flags

S = MSB value of the A register after rotate is set.

Z = 1 is set when the contents of the A register after rotate is 0, otherwise 0.

H = Reset to 0.

V=1 is set when the parity (number of 1s) of the A register is even after rotate, otherwise 0.

N = Reset to 0.

C = No change

Execution example: RRD A, (100H)

When the A register = 12H and the contents of memory at address 100H = 34H, execution sets the A register to 14H and the contents of

memory at address 100H to 23H.

# JP condition, dst

< Jump >

Operation : If cc is true, then  $PC \leftarrow dst$ .

Description: If the operand condition is true, jumps to the program address specified by

dst.

Details :

Details .	Mr	nemonic	Code
	JP	#16	0   0   0   1   1   0   1   0 # < 7:0 > # < 15:8 >
	JP	#24	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$
			#<15:8> #<23:16>
	JP	[cc,] mem	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

S = No change

Z = No change

H = No change

V = No change

 $N = No\,change$ 

C = No change

 $Execution\ example:\ \ JP\quad 2000H$ 

Execution jumps unconditionally to address 2000H.

## JR condition, dst

< Jump Relative >

Operation : If cc is true, then  $PC \leftarrow dst$ .

Description: If the operand condition is true, makes a relative jump to the program

address specified by dst.

Details :


Details .		Mnemonic	Code
	JR	[cc,] + 2 + d8	0 1 1 0 c c d<7:0>
	JRL	[cc,] + 3 + d16	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$

C = No change

Execution example: JR 2078H

When this instruction is executed at memory address 2000H, execution relative jumps unconditionally to address 2078H. The object code of the instruction is 68H: 76H.

#<7:0> #<15:8>



# CALL condition, dst

< Call subroutine >

Operation : In minimum mode, if cc is true, then  $XSP \leftarrow XSP - 2$ ,  $(XSP) \leftarrow 16$ -bit PC,

 $PC \leftarrow dst.$ 

In maximum mode, if cc is true, then  $XSP \leftarrow XSP - 4$ ,  $(XSP) \leftarrow 32$ -bit PC,

 $PC \leftarrow dst.$ 

Description: If the operand condition is true, saves the contents of the program counter to

the stack area and jumps to the program address specified by dst.

Details :

Mnemonic Code

CALL #16

0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 #<7:0> #<15:8>

CALL #24

0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 #<7:0> #<15:8> #<23:16>

CALL [cc,] mem

Flags

S = No change

Z = No change

H = No change

V = No change

N = No change

C = No change

Execution example: CALL 9000H

When the stack pointer XSP is 100H in minimum mode, executing this instruction at memory address 8000H writes the return address 8003H (word data) to memory address 0FEH, sets the stack pointer XSP to 0FEH, and immediately address 0000H.

0FEH, and jumps to address 9000H.

# CALR dst

< Call Relative >

Operation : In minimum mode,  $XSP \leftarrow XSP - 2$ ,  $(XSP) \leftarrow 16$ -bit PC,  $PC \leftarrow dst$ .

In maximum mode,  $XSP \leftarrow XSP - 4$ ,  $(XSP) \leftarrow 32$ -bit PC,  $PC \leftarrow dst$ .

Description : Saves the contents of the program counter to the stack area and makes a

relative jump to the program address specified by dst.

Details :

Mnemonic

Code

CALR \$+3+d16

0 | 0 | 0 | 1 | 1 | 1 | 1 | 0 d<7:0> d<15:8>

Flags

S = No change

Z = No change

H = No change

V = No change

N = No changeC = No change

## DJNZ dst1, dst2

< Decrement and Jump if Non Zero >

Operation :  $dst1 \leftarrow dst1 - 1$ . if  $dst1 \neq 0$ , then  $PC \leftarrow dst2$ .

Description: Decrements the contents of dst1 by 1. Makes a relative jump to the program

address specified by dst2 if the result is other than 0.

Details: :

	$\mathbf{Size}$		Mnemonic		Code
Byte	Word	Long word			
$\bigcirc$	$\bigcirc$	×	DJNZ	[r,] + 3/4 + d8	1   1   0   z   1     r
(N	Jote) \$+	4+d8("r" is	specified usin	g extension codes.)	0 0 0 1 1 1 1 0 0 d<7:0>
ν.	· ·	3+d8 (other	-	g caterision codes.	

Note: Omitting "r" of the operand in square brackets [ ] is regarded as specifying the B register.

Flags

C = No change

Execution example: LOOP: ADD A, A

DJNZ W, LOOP

When the A register = 12H and the W register = 03H, execution loops three times and sets the A register to 24H→48→90H and the W register

to  $02H \rightarrow 01H \rightarrow 00H$ .

## RET condition

< Return >

Operation : In minimum mode : If cc is true, then the 16-bit  $PC \leftarrow (XSP)$ ,

 $XSP \leftarrow XSP + 2$ .

In maximum mode: If cc is true, then the 32-bit PC  $\leftarrow$  (XSP),

 $XSP \leftarrow XSP + 4$ .

Description : Pops the return address from the stack area to the program counter when the

operand condition is true.

Details :

Mnemonic Code

RET

 $0 \ | \ 0 \ | \ 0 \ | \ 0 \ | \ 1 \ | \ 1 \ | \ 1 \ | \ 0$ 

RET cc

Flags : S

S = No change

Z = No change

H = No change

 $V = No\,change$ 

N = No change

C = No change

Execution example: RET

When the stack pointer XSP = 0FEH and the contents of memory at address 0FEH = 9000H (word data) in minimum mode, execution sets the stack pointer XSP to 100H and jumps (returns) to address 9000H.

### RETD num

< Return and Deallocate >

Operation : In minimum mode : 16-bit PC  $\leftarrow$  (XSP), XSP  $\leftarrow$  XSP +2, XSP  $\leftarrow$  XSP + num

In maximum mode: 32-bit PC  $\leftarrow$  (XSP), XSP  $\leftarrow$  XSP+4, XSP  $\leftarrow$  XSP+num

Description: Pops the return address from the stack area to the program counter. Then

increments the stack pointer XSP by signed num.


Details

Mnemonic


Code

RETD

d16



Flags



S = No change

Z = No change

H = No change

V = No change


 $N = No\,change$ 

C = No change

Execution example: RETD

When the stack pointer XSP = 0FEH and the contents of memory at address 0FEH = 9000H (word data) in minimum mode, execution sets the stack pointer XSP to 0FEH +  $2 + 8 \rightarrow 108H$  and jumps (returns) to address 9000H.

Usage of the RETD instruction is shown below. In this example, the 8-bit parameter is pushed to the stack before the subroutine call. After the subroutine processing complete, the used parameter area is deleted by the RETD instruction.



### RETI

< Return from Interrupt >

This is privileged instruction in 900.

Operation : In minimum mode : 2-byte Temp  $\leftarrow$  (XSP), 16-bit PC  $\leftarrow$  (XSP+2),

 $SR \leftarrow Temp, XSP \leftarrow XSP + 4$ 

In maximum mode: 2-byte Temp  $\leftarrow$  (XSP), 32-bit PC  $\leftarrow$  (XSP+2),

 $SR \leftarrow Temp, XSP \leftarrow XSP + 6$ 

Description: Pops data from the stack area to the 2-byte Temp register and program

counter. Next, loads the contents of the Temp register to status register.

Note : The reason that data is not popped to status register directly from the stack

area is to avoid changing the mode from normal to system while reading the

stack area where the RETI instruction is being executed.

Details

:

Mnemonic

Code

RETI

 $0 \, , 0 \, , 0 \, , 0 \, , 0 \, , 1 \, , 1 \, , 1$ 

Flags

S = The value popped from the stack area is set.

Z = The value popped from the stack area is set.

H = The value popped from the stack area is set.

V = The value popped from the stack area is set.


N = The value popped from the stack area is set.

C = The value popped from the stack area is set.

#### Explanations of symbols used in this document

```
dst
              Destination: destination of data transfer or operation result load.
              Source: source of data transfer or operation data read.
       src
              Number: numerical value.
       num
condition
              Condition: based on flag status.
        R
               Eight general-purpose registers including 8/16/32-bit current bank registers.
                  8-bit registers : W, A, B, C, D, E, H, L
                                                                            (only eight registers)
                  16-bit registers: WA, BC, DE, HL, IX, IY, IZ, SP
                                                                            (only eight registers)
                  32-bit registers: XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP (only eight registers)
              8/16/32-bit general-purpose registers
                                                        (Please refer to "Register map"
       r16
               16-bit general-purpose registers
                                                        on page CPU900-54, 55.)
       r32
               32-bit general-purpose registers
       cr
              All 8/16/32-bit CPU control registers
              DMASO to 3, DMADO to 3, DMACO to 3, DMAMO to 3, XNSP
              A register (8 bits)
        Α
        F
              Flag registers (8 bits)
        F'
              Inverse flag registers (8 bits)
              Status registers (16 bits)
       SR
              Program counter (in minimum mode, 16 bits; in maximum mode, 32 bits)
       PC
     (mem)
              8/16/32-bit memory data
              Effective address value
     mem
     <W>
              When the operand size is a word, W must be specified.
     Operands enclosed in square brackets can be omitted.
              8/16/32-bit immediate data.
              3-bit immediate data : 0 to 7 or 1 to 8 ... for abbreviated codes.
       #3
       #4
              4-bit immediate data: 0 to 15 or 1 to 16
       d8
              8-bit displacement : -80H to +7FH
     d16
               16-bit displacement : - 8000H to + 7FFFH
              Condition code
       СС
       CY
              Carry flag
        Ζ
              Zero flag
              Direct addressing: (00H) to (0FFH) ... 256-byte area
     (#8)
    (#16)
              64K-byte area addressing: (0000H) to (0FFFFH)
              Pre-decrement addressing
   (-r32)
   (r32+)
              Post-increment addressing
              Start address of instruction
        $
```

#### Explanations of symbols in object codes



$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	mem	Memory addressing mode specify code	
(XIF) = -00110	mem	(XWA) = -00000	

СС


#### **Condition codes**

Code	Symbol	Description	Conditional expression
0000 1000	1	always False always True	-
0110		Zero	Z=1
1110		Not Zero	Z=0
0111	I	Carry	C=1
1111		Not Carry	C=0
1101	PL or P		S=0
0101	MI or M		S=1
1110		Not Equal	Z=0
0110		EQual	Z=1
0100	OV	OVerflow	P/V=1
1100	NOV	No OVerflow	P/V=0
0100	I	Parity is Even	P/V=1
1100		Parity is Odd	P/V=0
1001		Greater than or Equal (signed)	(S xor P/V) =0
0001		Less Than (signed)	(S xor P/V) =1
1010	I	Greater Than (signed)	[Z or (S xor P/V) ]=0
0010		Less than or Equal (signed)	[Z or (S xor P/V) ]=1
1111		Unsigned Greater than or Equal	C=0
0111		Unsigned Less Than	C=1
1011	I	Unsigned Greater Than	(C or Z) =0
0011		Unsigned Less than or Equal	(C or Z) =1

### ■ Flag changes


0	Reset to "0".
1	Set to "1".
-	No change.
*	"0" or "1" depending on the result of the calculation.
X	Indeterminate value.
P	Parity result is set.
V	Overflow result is set.

#### ■ Register map "r" (minimum mode)




() : Word register name (16 bits)< > : Long word register name (32 bits)

#### ■ Register map "r" (maximum mode)



() : Word register name (16 bits)< > : Long word register name (32 bits)

■ Control register map "cr"



() : Word register name (16 bits) <> : Long word register name (32 bits)

## Appendix B Instruction Lists

### ■ Explanation of symbols used in this document

#### 1. Size

В	The operand size is in bytes (8 bits)
	The operand size is in word (16 bits)
L	The operand size is in long word (32 bits)

### 2. Mnemonic

R	Eight general-purpose registers including 8/16/32-bit current bank registers.  8 bit register: W, A, B, C, D, E, H, L  16 bit register: WA, BC, DE, HL, IX, IY, IZ, SP  32 bit register: XWA, XBC, XDE, XHL, XIX, XIY, XIZ, XSP
r	8/16/32-bit general-purpose registers
cr	All 8/16/32-bit CPU control registers DMASO to 3, DMADO to 3, DMACO to 3, DMAMO to 3, XNSP
А	A register (8 bits)
. F	Flag registers (8 bits)
F'	Inverse flag registers (8 bits)
SR	Status registers (16 bits)
PC	Program Counter (in minimum mode, 16 bits; in maximum mode, 32 bits)
(mem)	8/16/32-bit memory data
mem	Effective address value
<w></w>	When the operand size is a word, "W" must be specified.
[ ]	Operands enclosed in square brackets can be omitted.
#	8/16/32-bit immediate data.
#3	3-bit immediate data: 0 to 7 or 1 to 8 ······ for abbreviated codes.
#4	4-bit immediate data: 0 to 15 or 1 to 16
d8	8-bit displacement: - 80H to + 7FH
d16	16-bit displacement: - 8000H to + 7FFFH
сс	Condition code
(#8)	Direct addressing: (00H) to (0FFH) ···· 256-byte area
(#16)	64K-byte area addressing : (0000H) to (0FFFFH)
\$	A start address of the instruction is located

#### 3. Cord

Z	The code crepresent the operand sizes.  byte (8 bit) = 0  word (16 bit) = 2  long word (32 bit) = 4
ZZ	The code represent the operand sizes. byte (8 bit) = 00H word (16 bit) = 10H long word (32 bit) = 20H

#### 4. Flag (SZHVNC)

_	Flag doesn't change.
*	Flag changes by executing instruction.
0	Flag is cleared to "0".
1	Flag is set to "1".
P	Flag changes by executing instruction (It works as parity flag).
V	Flag changes by executing instruction (It works as overflow flag).
X	An undefined value (partly different in 900/H) is set in flag.

#### 5. Instruction length

Instruction length is represented in byte unit.

+#	adds immediate data length.
+M	adds addressing code length.
+#M	adds immediate data length and addressing code length.

#### 6. State

Execution processing time of instruction are shown in order of 8 bit, 16 bit, 32 bit processing in status unit.

1 state = 100 ns at 20 MHz oscillation

1 state = 80 ns at 25 MHz oscillation

**TOSHIBA** 

## ■ Instruction Lists of 900 (1/10)

## (1) Load

Group	Size	N	Inemonic	Codes	s (hex.)	Function	SZHVNC	Length (byte)	S	tate	9
LD	BWL BWL BWL BWL BWL BWL	LD LD LD LD LD LD	R,r r,R r,#3 R,# r,# R,(mem) (mem),R	C8+zz+r C8+zz+r 20+zz+R C8+zz+r 80+zz+mem B0+mem	:40+zz+R	R ← r r ← R r ← #3 R ← # r ← # R ← (mem) (mem) ← R		1+# 2+# 2+M 2+M	4. 2. 4. 4.	4. 4. 3. 4. 4.	6 6 6
	BW- BW- BW- BW-	LD <w> LD<w> LD<w> LD<w></w></w></w></w>	(#8) ,# (mem),# (#16),(mem) (mem),(#16)	B0+mem 80+zz+mem	:#8:# :00+z:# :19:#16 :14+z:#16	(#8) ← # (mem) ← # (#16) ← (mem) (mem) ← (#16)		2+M# 4+M	5. 8.	6. 6. 8.	-
PUSH	B B -WL BWL BW- BW-	PUSH PUSH PUSH PUSH <w> PUSH<w></w></w>			: 04 :# : 04	(-XSP) ← F (-XSP) ← A (-XSP) ← R (-XSP) ← r (-XSP) ← # (-XSP) ← (mem)		1 1 1 2 1+# 2+M	5. 4.	 3. 5. 5.	-
РОР	B B -WL BWL BW-	POP POP POP POP<	F A R r (mem)		: 05 : 04+z	F ← (XSP+) A ← (XSP+) R ← (XSP+) r ← (XSP+) (mem) ← (XSP+)	*****	1 2		  4. 6. 6.	8
LDA LDAR	-WL	LDA LDAR	R,mem R,\$+4+d16	B0+mem F3:13:d16	:10+zz+R :20+zz+R	R ← mem R ← PC+d16		2+M 5		4. l1.1	$\dashv$

## (2) Exchange

Group	Size	Mnemonic	Codes (hex.)	Function	SZHVNC	Length (byte)	State
EX	B BW- BW-		16 C8+zz+r :B8+R 80+zz+mem:30+R	$F \leftrightarrow F'$ $R \leftrightarrow r$ $(mem) \leftrightarrow R$	*****	2	2 5. 5 6. 6
MIRR	-W-	MIRR r	D8+r :16	r<0:MSB>+r <msb:0></msb:0>		2	4

- Instruction Lists of 900 (2/10)
- (3) Load Increment/Decrement & Compare Increment/Decrement Size

Group	Size	Mnemonic	Codes (hex.)	Function	SZHVNC	Length (byte)	State
	BW-	LDI <w> [(XDE+),(XHL+)]</w>	83+zz :10	(XDE+) ← (XHL+) BC ← BC-1	0①0-	2	10.10
	BW-	LDI <w> (XIX+),(XIY+)</w>	85+zz :10	(XIX+) ← (XIY+) BC ← BC-1	0①0-	2	10.10
	BW-	LDIR <w> [(XDE+),(XHL+)]</w>	83+zz :11	repeat (XDE+) ← (XHL+) BC ← BC-1 until BC=0	000-	2	10.10 ( end ) 14.14 (repeat)
	BW-	LDIR <w> (XIX+),(XIY+)</w>	85+zz :11	repeat (XIX+) ← (XIY+) BC ← BC-1 until BC=0	000-	2	10.10 ( end ) 14.14 (repeat)
LDxx	BW-	LDD <w> [(XDE-),(XHL-)]</w>	83+zz :12	(XDE-) ← (XHL-) BC ← BC-1	010-	2	10.10
	BW-	LDD <w> (XIX-),(XIY-)</w>	85+zz :12	(XIX-) ← (XIY-) BC ← BC-1	010-	2	10.10
	BW-	LDDR <w> [(XDE-),(XHL-)]</w>	83+zz :13	repeat (XDE-) ← (XHL-) BC ← BC-1 until BC=0	000-	2	10.10 ( end ) 14.14 (repeat)
	BW-	LDDR <w> (XIX-),(XIY-)</w>	85+zz :13	repeat (XIX-) ← (XIY-) BC ← BC-1 until BC=0	000-	2	10.10 ( end ) 14.14 (repeat)
	BW-	CPI [A/WA,(R+)]	80+zz+R :14	A/WA - (R+) BC ← BC-1	*@*①1-	2	8. 8
CD	BW-	CPIR [A/WA.(R+)]	80+zz+R :15	repeat A/WA - (R+) BC ← BC-1 until A/WA=(R) or BC=0	*2*11-	2	10.10 ( end ) 14.14 (repeat)
CPxx	BW-	CPD [A/WA,(R-)]	80+zz+R :16	A/WA - (R-) BC ← BC-1	*@*①1-	2	8. 8
	BW-	CPDR [A/WA,(R-)]	80+zz+R :17	repeat A/WA - (R-) BC ← BC-1 until A/WA=(R) or BC=0	*@*①1-	2	10.10 ( end ) 14.14 (repeat)

Note 1: ①; If BC = 0 after execution, the P/V flag is set to 0, otherwise 1.

②; If A/WA = (R), the Z flag is set to 1, otherwise, 0 is set.

Note 2: When the operand is omitted in the CPI, CPIR, CPD, or CPDR instruction, A,(XHL +/-) is used as the default value.

### ■ Instruction Lists of 900 (3/10)

### (4) Arithmetic Operations

Group	Size	Mn	emonic	Codes (hex.)	Function	szhvnc	Length (byte)	State
ADD	BWL BWL BWL BWL BW-	ADD ADD ADD ADD ADD <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :80+R C8+zz+r :C8:# 80+zz+mem:80+R 80+zz+mem:88+R 80+zz+mem:38:#	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		2 2+# 2+M 2+M 2+M#	4. 4. 7 4. 4. 7 4. 4. 6 6. 6.10 7. 8
ADC	BWL BWL BWL BWL BW-	ADC ADC ADC ADC ADC <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :90+R C8+zz+r :C9:# 80+zz+mem:90+R 80+zz+mem:98+R 80+zz+mem:39:#	r ← r + # + CY R ← R+(mem)+CY	***V0* ***V0*	2 2+# 2+M 2+M 2+M#	4. 4. 7 4. 4. 7 4. 4. 6 6. 6.10 7. 8
SUB	BWL BWL BWL BWL BW-	SUB SUB SUB SUB SUB <w></w>	R,r r,# R.(mem) (mem),R (mem),#	C8+zz+r :A0+R C8+zz+r :CA:# 80+zz+mem:A0+R 80+zz+mem:A8+R 80+zz+mem:3A:#	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	***V1* ***V1* ***V1* ***V1*	2 2+# 2+M 2+M 2+M#	4. 4. 7 4. 4. 7 4. 4. 6 6. 6.10 7. 8
SBC	BWL BWL BWL BWL BW-	SBC SBC SBC SBC SBC <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :B0+R C8+zz+r :CB:# 80+zz+mem:B0+R 80+zz+mem:B8+R 80+zz+mem:3B:#	R ← R - r - CY r ← r - # - CY R ← R - (mem) - CY (mem) ← (mem) - R - CY (mem) ← (mem) - # - CY	***V1* ***V1*	2 2+# 2+M 2+M 2+M#	4. 4. 7 4. 4. 7 4. 4. 6 6. 6.10 7. 8
СР	BWL BW- BWL BWL BW-	CP CP CP CP CP <w></w>	R,r r,#3 r,# R,(mem) (mem),R (mem),#	C8+zz+r :F0+R C8+zz+r :D8+#3 C8+zz+r :CF:# 80+zz+mem:F0+R 80+zz+mem:F8+R 80+zz+mem:3F:#	r - #  R - (mem)  (mem) - R	***V1* ***V1* ***V1* ***V1* ***V1*	2 2+# 2+M 2+M 2+M#	4. 4. 7 4. 4. 7 4. 4. 6 6. 6. 6 6. 6
INC	B -WL BW-	INC INC INC <w></w>	#3,r #3,r #3,(mem)	C8+r :60+#3 C8+zz+r :60+#3 80+zz+mem:60+#3	r ← r + #3 r ← r + #3 (mem) ← (mem) + #3		2 2 2+M	4 4. 4 6. 6
DEC	B -WL BW-	DEC DEC DEC <w></w>	#3,r #3,r #3,(mem)	C8+r :68+#3 C8+zz+r :68+#3 80+zz+mem:68+#3	r ← r - #3 r ← r - #3 (mem) ← (mem) - #3		2 2 2+M	4 4. 5 6. 6
NEG	BW-	NEG	r	C8+zz+r :07	r ← 0 - r	***V1*	2	5. 5
EXTZ	-WL	EXTZ	r	C8+zz+r :12	r <high> ← 0</high>		2	4. 4
EXTS	-WL	EXTS	Γ	C8+zz+r :13	r <high> ← r<low. MSB&gt;</low. </high>		2	5. 5
DAA	B	DAA	r	C8+r :10	Decimal adjustment after addition or subtraction.	***P-*	2	6
PAA	-WL	PAA	r	C8+zz+r :14	if r<0>=1 then INC r		2	4. 4

Note 1: With the INC/DEC instruction, when the code value of #3=0, functions as +8/-8. Note 2: When the ADD R, r (word type) instruction is used in the TLCS-90, the S, Z, and V flags do not change. In the TLCS-900, these flags change.

### ■ Instruction Lists of 900 (4/10)

Group	Size	Mnemonic	Codes (hex.)	Function	SZHVNC	Length (byte)	State
MUL	BW- BW- BW-	MUL RR,r MUL rr,# MUL RR,(mem)	C8+zz+r :40+R C8+zz+r :08:# 80+zz+mem:40+R	RR ← R×r rr ← r×# RR ← R×(mem)		2+#	18.26 18.26 18.26
MULS	BW- BW- BW-	MULS RR,r MULS rr,# MULS RR,(mem)	C8+zz+r :48+R C8+zz+r :09:# 80+zz+mem:48+R	RR ← R×r ;signed rr ← r×# ;signed RR ←R×(mem);signed		2+#	18.26 18.26 18.26
DIV	BW- BW- BW-	DIV RR,r DIV rr,# DIV RR,(mem)	C8+zz+r :50+R C8+zz+r :0A:# 80+zz+mem:50+R	R ← RR÷r r ← rr÷# R ← RR÷(mem)	V V V	2+#	22.30 22.30 22.30
DIVS	BW- BW- BW-	DIVS RR,r DIVS rr,# DIVS RR,(mem)	C8+zz+r :58+R C8+zz+r :0B:# 80+zz+mem:58+R	R ← RR÷r ;signed r ← rr÷# ;signed R ← RR÷(mem);signed	V	2+#	24.32 24.32 24.32
MULA	-W-	MULA rr	D8+r :19	Multiply and add signed  rr← rr+(XDE)×(XHL)  32bit 32bit 16bit 16bit  XHL ← XHL-2	**-V	2	31
	-W-	MINC1 #,r (#=2**n) (1<=n<=15)	D8+r :38:#-1	Modulo increment;+1     if (r mod #)=(#-1)         then r←r-(#-1)         else r←r+1		4	8
MINC	-W-	MINC2 #,r (#=2**n) (2<=n<=15)	D8+r :39:#-2	Modulo increment;+2 if (r mod #)=(#-2) then r←r-(#-2) else r←r+2		4	8
	-W-	MINC4 #,r (#=2**n) (3<=n<=15)	D8+r :3A:#-4	Modulo increment;+4 if (r mod #)=(#-4) then r←r-(#-4) else r←r+4		4	8
	-W-	MDEC1 #,r (#=2**n) (1<=n<=15)	D8+r :3C:#-1	Modulo decrement;-1 if (r mod #)=0 then r←r+(#-1) else r←r-1		4	7
MDEC	-W-	MDEC2 #,r (#=2**n) (2<=n<=15)	D8+r :3D:#-2	Modulo decrement;-2 if (r mod #)=0 then r←r+(#-2) else r←r-2		4	7
	-W-	MDEC4 #,r (#=2**n) (3<=n<=15)	D8+r :3E:#-4	Modulo decrement;-4 if (r mod #)=0 then r←r+(#-4) else r←r-4		4	7

Note: Operand RR of the MUL, MULS, DIV, and DIVS instructions indicates that a register twice the size of the operation is specified. When the operation is in bytes (8 bits  $\times$  8 bits, 16/8 bits), word register (16 bits) is specified; when the operation is in words (16 bits  $\times$  16 bits, 32/16 bits), long word register (32 bits) is specified.

## ■ Instruction Lists of 900 (5/10)

## (5) Logical operations

Group	Size	Mnemonic		Codes (hex.)	Function	SZHVNC	Length (byte)	State
AND	BWL BWL BWL BWL BW-	AND AND AND AND AND <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :C0+R C8+zz+r :CC:# 80+zz+mem:C0+R 80+zz+mem:C8+R 80+zz+mem:3C:#	$R \leftarrow R$ and $r$ $r \leftarrow r$ and $\#$ $R \leftarrow R$ and (mem) (mem) $\leftarrow$ (mem) and $R$ (mem) $\leftarrow$ (mem) and $\#$	**1P00 **1P00 **1P00 **1P00 **1P00	2+# 2+M 2+M	4. 4. 7 4. 4. 7 4. 4. 6 6. 6. 10 7. 8
OR	BWL BWL BWL BWL BW-	OR OR OR OR OR <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :E0+R C8+zz+r :CE:# 80+zz+mem:E0+R 80+zz+mem:E8+R 80+zz+mem:3E:#	R ← R or r r ← r or # R ← R or (mem) (mem) ← (mem) or R (mem) ← (mem) or #	**0P00 **0P00 **0P00 **0P00 **0P00	2+# 2+M 2+M	4. 4. 7 4. 4. 7 4. 4. 6 6. 6. 10 7. 8
XOR	BWL BWL BWL BWL BW-	XOR XOR XOR XOR XOR <w></w>	R,r r,# R,(mem) (mem),R (mem),#	C8+zz+r :D0+R C8+zz+r :CD:# 80+zz+mem:D0+R 80+zz+mem:D8+R 80+zz+mem:3D:#	R ← R xor r r ← r xor # R ← R xor (mem) (mem) ← (mem) xor R (mem) ← (mem) xor #	**0P00 **0P00 **0P00 **0P00 **0P00	2+# 2+M 2+M	4. 4. 7 4. 4. 7 4. 4. 6 6. 6. 10 7. 8
CPL	BW-	CPL	r	C8+zz+r :06	r ← not r	1-1-	2	4. 4

## ■ Instruction Lists of 900 (6/10)

### (6) Bit operations

Group	Size	Mn	emonic	Codes	(hex.)	Function	SZHVNC	Length (byte)	State
LDCF	BW- BW- B B	LDCF LDCF LDCF LDCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+men B0+men		CY ← r<#4> CY ← r <a> CY ← (mem)&lt;#3&gt; CY ← (mem)<a></a></a>	ł	3 2 2+M 2+M	4.4 4.4 8 8
STCF	BW- BW- B B	STCF STCF STCF STCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		r<#4> ← CY r <a> ← CY (mem)&lt;#3&gt; ← CY (mem)<a> ← CY</a></a>		3 2 2+M 2+M	4.4 4.4 8 8
ANDCF.	BW- BW- B B	ANDCF ANDCF ANDCF ANDCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		CY ← CY and r<#4> CY ← CY and r <a> CY ← CY and (mem)&lt;#3&gt; CY ← CY and (mem)<a></a></a>		3 2 2+M 2+M	4.4 4.4 8
ORCF	BW- BW- B B	ORCF ORCF ORCF ORCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		CY ← CY or r<#4> CY ← CY or r <a> CY ← CY or (mem)&lt;#3&gt; CY ← CY or (mem)<a></a></a>	l	3 2 2+M 2+M	4.4 4.4 8
XORCF	BW- BW- B B	XORCF XORCF XORCF XORCF	#4,r A ,r #3,(mem) A ,(mem)	C8+zz+r C8+zz+r B0+mem B0+mem		<pre>CY ← CY xor r&lt;#4&gt; CY ← CY xor r<a> CY ← CY xor (mem)&lt;#3&gt; CY ← CY xor (mem)<a></a></a></pre>	*	3 2 2+M 2+M	4.4 4.4 8
RCF SCF CCF ZCF		RCF SCF CCF ZCF		10 11 12 13		CY ← 0 CY ← 1 CY ← not CY CY ← not Z flag	0-01 X-0*	1 1 1 1	2 2 2 2
віт	BW- B	BIT BIT	#4,r #3,(mem)	C8+zz+r B0+mem	:33:#4 :C8+#3	Z ← not r<#4> Z ← not (mem)<#3>	l	3 2+M	4.4 8
RES	BW- B	RES RES	#4,r #3,(mem)	C8+zz+r B0+mem	:30:#4 :B0+#3	r<#4> ← 0 (mem)<#3> ← 0	l	3 2+M	4.4 8
SET	BW- B	SET SET	#4,r #3,(mem)	C8+zz+r B0+mem	:31:#4 :B8+#3	r<#4> ← 1 (mem)<#3> ← 1		3 2+M	4.4 8
CHG	BW- B	CHG CHG	#4,r #3,(mem)	C8+zz+r B0+mem	:32:#4 :C0+#3	r<#4> ← not r<#4> (mem)<#3>←not (mem)<#3>	l	3 2+M	4.4 8
TSET	BW- B	TSET TSET	#4,r #3,(mem)	C8+zz+r B0+mem	:34:#4 :A8+#3	Z←not r<#4> : r<#4>←1 Z ← not (mem)<#3> (mem)<#3> ← 1	X*1X0- X*1X0-	3 2+M	6.6 10
BS1	-W- -W-	BS1F BS1B	A,r A,r	D8+r D8+r	:0E :0F	A ← 1 search r;Forward A ← 1 search r;Backward	①		4 4

Note: 1; 0 is set when the bit searched for is found, otherwise 1 is set and an undefined value is set in the A register.

- Instruction Lists of 900 (7/10)
- (7) Special operations and CPU control

Group	Size	Mne	emonic	Codes	(hex.)		Function	szhvnc	Length (byte)	State
NOP		NOP		00		no opera	ntion		1	2
NORMAL		NORMAL		01		Changes to SYSM+0	normal mode. [privileged]		1	4
MAX		мах		04		Changes to MAX←1	maximum mode. [privileged]		1	4
EI		EI	[#3]	06	:#3	Sets interru IFF←#3	pt enable flag. [privileged]		2	5
DI		DI		06	:07	Disables int IFF←7	errupt. [privileged]		2	5
PUSH	-W-	PUSH	SR	02		(-XSP)←S	SR [privileged]		1	4
POP	-W-	POP	SR	03		SR←(XSP+	-) [privileged]	*****	1	6
SWI		SWI	[#3]	F8+#3		Software in PUSH F JP 8	•		1	16
HALT		HALT		05		CPU halt	[privileged]		1	8
LDC	BWL BWL	LDC LDC	cr,r r,cr	C8+zz+r C8+zz+r		cr ← r r ← cr	[privileged] [privileged]		1	8.8.8 8.8.8
LDX	B	LDX	(#8),#	F7:00:#8	:00:#:00	(#8) ← #	<i>ŧ</i>		6	9
LINK	L	LINK	r,d16	E8+r	:0C:d16	PUSH r LD r,X ADD XSF	(SP P,d16		4	10
UNLK	L	UNLK	r	E8+r	:0D	LD XSF POP r	P, r		2	8
LDF		LDF	#3	17	:#3	Sets registe RFP ← #3	r bank. (0 at reset)		2	2
INCF		INCF		0C		Switches re RFP ← RFI	gister banks. P + 1		1	2
DECF		DECF		0D		Switches re RFP← RFI	gister banks. P – 1		1	2
SCC	BW-	SCC d	cc,r	C8+zz+r	:70+cc	ł	nen r ← 1  se r ← 0		2	66

Note 1: When operand #3 coding in the EI instruction is omitted, 0 is used as the default value.

Note 2: When operand #3 coding in the SWI instruction is omitted, 7 is used as the default value.

Note 3: The value in the state column for the SWI instruction represents the number of states when the CPU is in minimum mode. In maximum mode, add +2.

- Instruction Lists of 900 (8/10)
- (8) Rotate and shift

Group	Size	Mn	emonic	Codes (hex.)	Function	SZHVNC	Length (byte)	State
RLC	BWL BWL BW-	RLC RLC RLC <w></w>	#4,r A,r (mem)	C8+zz+r :E8:#4 C8+zz+r :F8 80+zz+mem:78	CY <u> </u>	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
RRC	BWL BWL BW-	RRC RRC RRC <w></w>	#4.r A,r (mem)	C8+zz+r :E9:#4 C8+zz+r :F9 80+zz+mem:79	MSB→0 CY	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
RL	BWL BWL BW-	RL RL RL <w></w>	#4,r A,r (mem)	C8+zz+r :EA:#4 C8+zz+r :FA 80+zz+mem:7A	CY ←MSB←0	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
RR	BWL BWL BW-	RR RR RR <w></w>	#4,r A,r (mem)	C8+zz+r :EB:#4 C8+zz+r :FB 80+zz+mem:7B	→ MSB→0 → CY	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
SLA	BWL BWL BW-	SLA SLA SLA <w></w>	#4,r A,r (mem)	C8+zz+r :EC:#4 C8+zz+r :FC 80+zz+mem:7C	<u>CY</u> <u>≪MSB</u> ←0 ← 0	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
SRA	BWL BWL BW-	SRA SRA SRA <w></w>	#4,r A,r (mem)	C8+zz+r :ED:#4 C8+zz+r :FD 80+zz+mem:7D	MSB→0 → CY	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
SLL	BWL BWL BW-	SLL SLL SLL <w></w>	#4,r A,r (mem)	C8+zz+r :EE:#4 C8+zz+r :FE 80+zz+mem:7E	<u>CY</u> <u>←MSB</u> ←0 ← 0	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
SRL	BWL BWL BW-	SRL SRL SRL <w></w>	#4,r A,r (mem)	C8+zz+r :EF:#4 C8+zz+r :FF 80+zz+mem:7F	0 → MSB→0 → CY	**0P0* **0P0* **0P0*	2	6.6.8+2n 6.6.8+2n 8.8
RLD	B	RLD	[A,](mem)	80+mem :06	Areg mem 7-4 3-0 7-4 3-0	**0P0-	2+M	12
RRD	B	RRD	[A,](mem)	80+mem :07	Aregy mem 1 7-4   3-0   7-4   3-0	**0P0-	2+M	12

Note 1: When #4/A is used to specify the number of shifts, the values of lower 4bits (0 to 15) is used. Code 0 means 16 shifts.

Note 2: When the following instructions are used in the TLCS-90, the S, Z and V flags do not change.

RLCA, RRCA, RLA, RRA, SLAA, SRAA, SLLA, and SRLA In the TLCS-900, these flags change.

- Instruction Lists of 900 (9/10)
- (9) Jump, call and return

Group	Size	Mnemonic	Codes (h	ex.)	Function	SZHVNC	Length (byte)	State
JP		JP #24 JR [cc,]\$+2+d8 JRL [cc,]\$+3+d16	1B : 60+cc : 70+cc :	#24 d8 d16	PC $\leftarrow$ #16 PC $\leftarrow$ #24 if cc then PC $\leftarrow$ PC+d8 if cc then PC $\leftarrow$ PC+d16 if cc then PC $\leftarrow$ mem		3 4 2 3 2+M	7 7 8/4 (T/F) 8/4 (T/F) 9/6 (T/F)
CALL		CALL #24 CALR \$+3+d16	1D : 1E :	#24 d16	PUSH PC : JP #16 PUSH PC : JP #24 PUSH PC : JR \$+3+d16 if cc then PUSH PC : JP mem		4 3	12 12 12 12/6 (T/F)
DJNZ	BW-	DJNZ [r,]\$+3/4+d8	C8+zz+r :		r←r-1 if r≠0 then JR \$+3+d8		3	11 (r≠0) 7 (r=0)
RET		RET RET cc RETD d16 RETI		F0+cc d16	POP PC if cc then POP PC RET : ADD XSP,d16 POP SR&PC [privileged]	****	1 2 3 1	9 12/6 (T/F) 9 12

Note 1: The value in the state column for the CALL, CALR, RET, RETD, and RETI instructions represents the number of states when the CPU is in minimum mode. In maximum mode, add  $\pm$  2.

Note 2: (T/F) represents the number of states at true/false.

- Instruction Lists of 900 (10/10)
- (10) Addressing mode

mode	state
R	+0
r	+ 1
(R)	+0
(R + d8)	+2
(#8)	+ 2
(#16)	+2
(#24)	+3
(r)	+ 5
(r + d16)	+ 5
(r + r8)	+ 8
(r + r16)	+8
( – r)	+3
(r + )	+ 3

#### (11) Interrupt

	mode	operation	state		
	ral-purpose pt processing	PUSH PC PUSH SR IFF ← accepted level + 1 SYSM ← 1 JP 8000H + vector	17 (MAX mode) 15 (MIN mode)		
	I/O to MEM	$(DMADn +) \leftarrow (DMASn)$	16. 16. –		
	I/O to MEM	$(DMADn -) \leftarrow (DMASn)$	16. 16. –		
	MEM to I/O	(DMADn) ← (DMASn + )	16. 16. –		
μDMA	MEM to I/O	(DMADn) ← (DMASn – )	16. 16. –		
	I/O to I/O	$(DMADn) \leftarrow (DMASn)$	16. 16. –		
	DRAM Refresh	$Dummy \leftarrow (DMASn +)$	14		
	Counter	DMASn ← DMASn + 1	11		

(Note) For details of interrupt processing, refer to Chapter 4"3.3 Interrupts".

## Appendix C Instruction Code Maps (1/4)

### 1-byte op code instructions

H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	NOP	NORMAL	PUSH SR	POP SR	MAX	HALT	El n	RETI	LD (n) , n	PUSH n	LDW (n) , nn	PUSHW nn	INCF	DECF	RET	RETD dd
1	RCF	SCF	CCF	ZCF	PUSH A	POP A	EX F, F'	LDF n	PUSH F	POP F	JP nn	JP nnn	CALL nn	CALL nnn	CALR PC + dd	
2				LD	R, n							PUSH	RR			
3				LD	RR, nn							PUSH	XRR			
4				LD	XRR, nı	nnn						POP	RR			
5												POP	XRR			
6	F	LT	LE	ULE	PE/OV	M/MI	Z	JR C	cc,PC +	· d GE	GT	UGT	PO/NOV	P/PL	NZ	NC
7	F	LT	LE	ULE	PE/OV	M/MI	Z	JRL C	cc,PC + (T)	- dd GE	GT	UGT	PO/NOV	P/PL	NZ	NC
8	(XWA)	(XBC)	(XDE)	sci (XHL)	r. B (XIX)	(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	sci (XHL + d)	r. B (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
9	(XWA)	(XBC)	(XDE)	scr (XHL)	. W (XIX)	(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	scr (XHL + d)	. W (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
Α	(XWA)	(XBC)	(XDE)	sci (XHL)	r. L (XIX)	(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	sci (XHL + d)	r. L (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
В	(XWA)	(XBC)	(XDE)	d (XHL)	st (XIX)	(XIY)	(XIZ)	(XSP)	(XWA + d)	(XBC + d)	(XDE + d)	d (XHL + d)	st (XIX + d)	(XIY + d)	(XIZ + d)	(XSP + d)
С	(n)	(nn)		r. B   <sup>(mem)</sup>	( – xrr)	(xrr + )		reg. B	w	Α	В	reg C	g. B D	E	Н	L
D	(n)	(nn)		. W (mem)	( – xrr)	(xrr + )		reg. W rr	WA	вс	DE	reg HL	g. W IX	ΙΥ	ΙΖ	SP
Е	(n)	(nn)		r. L  (mem)	( – xrr)	(xrr + )		reg. L xrr	XWA	XBC	XDE	ree XHL	g. L XIX	XIY	XIZ	XSP
F	(n)	(nn)	ds (nnn)	st  (mem)	( – xrr)	(xrr + )		LDX (n), n	0	1	2	SWI 3	n 4	5	6	7

Note 1: Codes in shaded parts are privileged instructions.

Note 2: Codes in blank parts are undefined instructions (i.e., illegal instructions).

### Appendix C Instruction Code Maps (2/4)

1st byte: reg

H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0				LD	PUSH	POP	CPL BW	NEG BW	MUL	MULS	DIV	DIVS <u>BW</u>	LINK <u>L</u>	UNLK <u>L</u>	BS1F	BS1B <u>W</u>
				r,#	r	r	r	r	rr,#	rr,#	rr,#	rr,#	r, dd	r	A, r	— А, r
1	DAA <u>B</u>		EXTZ WL	EXTS <u>WL</u>	PAA WL		MIRR			MULA			DJNZ <u>BW</u>			
	r		r	r	<u>vv                                  </u>		<u>W</u> r			<u>W</u>   r			r, d			
2	ANDCF	ORCF	XORCF	LDCF	STCF BW			•	ANDCF	ORCF	XORCF	LDCF	STCF BW		LDC	LDC
	#, r	#, r	#, r	#, r	#, r				A, r	A, r	A, r	A, r	<u> </u>		cr, r	r, cr
3	RES	SET	CHG	BIT	TSET BW				MINC1	MINC2	MINC4		MDEC1	MDEC2	MDEC4	
	#, r	#, r	#, r	#, r	#, r				-	#, r	<u>w</u>			#, r	<u>w</u>	
4				MUL	R, r			<u>BW</u>				MULS	R, r			BW
5				DIV	R, r			<u>BW</u>				DIVS	R, r			<u>BW</u>
6				INC	#3, r							DEC	#3, r			
	8	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7
7								SCC	cc, r							<u>BW</u>
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC
8				ADD	R, r				•			LD	R, r			
9				ADC	R, r							LD	r, R			
A				SUB	R, r							LD	r, #3			
									0	1	2	3	4	5	6	7
В				SBC	R, r							EX	R, r			<u>BW</u>
С				AND	R, r				ADD	ADC	SUB	SBC	AND	XOR	OR	СР
									r, #	r, #	r, #	r, #	r, #	r, #	r, #	r, #
D				XOR	R, r				_			СР	r, #3		_	<u>BW</u>
$\vdash$									0	1	2	3	4	5	6	7
E				OR	R, r				RLC #, r	RRC #, r	RL #, r	RR #, r	SLA #, r	SRA #, r	SLL #, r	SRL #, r
F				CD	D ::											
F				CP	R, r				RLC A, r	RRC A, r	RL A, r	RR A, r	SLA A, r	SRA A, r	SLL A, r	SRL A, r
										-	•	•	•			•

Register specified by the 1st byte code. (Any CPU registers can be specified.)
Register specified by the 2nd byte code. (Only eight current registers can be specified.)
Operand size is a byte.
Operand size is a word.

<u>B</u> <u>W</u> <u>L</u> : Operand size is a long word.

Note : Dummy instructions are assigned to codes 1AH, 1BH, 3BH, and 3FH. Do not use them.

## Appendix C Instruction Code Maps (3/4)

1st byte: src (mem)

H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0					PUSH BW		RLD	RLD <u>B</u>				•				•
					(mem)		A, (r	nem)								
1	LDI	LDIR	LDD	LDDR BW	СРІ	CPIR	CPD	CPDR <u>BW</u>		LD <u>BW</u>						
										(nn), (m)						
2				LD	R, (men	n)										
3				EX	(mem),	R		<u>BW</u>	ADD	ADC	SUB	SBC (mei	AND m) ,#	XOR	OR	CP <u>BW</u>
4				MUL	R, (men	n)		<u>BW</u>				MULS	R, (mei	m)		<u>BW</u>
5				DIV	R, (men	n)		<u>BW</u>				DIVS	R, (mer	m)		<u>BW</u>
6				INC	#3, (me	em)		BW				DEC	#3, (m	em)		BW
	8	1	2	3	4	5	6	7	8	1	2	3	4	5	6	7
7									RLC	RRC	RL	RR (m	SLA em)	SRA	SLL	SRL <u>BW</u>
8				ADD	R, (men	n)						ADD	(mem),	R		
9				ADC	R, (men	n)						ADC	(mem),	R		
A				SUB	R, (men	n)						SUB	(mem),	R		
В				SBC	R, (men	n)						SBC	(mem),	R		
С				AND	R, (men	n)						AND	(mem),	R		
D				XOR	R, (men	n)						XOR	(mem),	R		
Е				OR	R, (men	n)						OR	(mem),	R		
F				СР	R, (men	n)						СР	(mem),	R		

 $\begin{array}{ll} \underline{B} & : & \text{Operand size is a byte.} \\ \underline{W} & : & \text{Operand size is a word.} \end{array}$ 

## Appendix C Instruction Code Maps (4/4)

1st byte: dst (mem)

H/L	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
		'						,								'
0	LD <u>B</u> (m), #		LD <u>W</u> (m), #		POP B (mem)		POP <u>W</u> (mem)									
1			1		LD B		LD W									
					(m), (nn)		(m), (nn)									
2				LDA	R, mem			w	ANDCF	ORCF	XORCF		STCF <u>B</u>			
											A, (mer	n)				
3				LDA	R, mem			<u>L</u>								
4				LD	(mem),	R		<u>B</u>								
5				LD	(mem),	R		<u>w</u>								
6				LD	(mem),	R		L								
7																
8				ANDCF	#3, (me	em)		<u>B</u>				ORCF	#3, (men	1)		<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
9				XORCF	#3, (me	m)		<u>B</u>				LDCF	#3, (mem	1)		<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
Α					#3, (me			<u>B</u>				TSET	#3, (mem			<u>B</u>
	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
В	•	1	2	RES 3	#3, (me		c	<u>В</u> 7	•	1	,	SET 3	#3, (mem 4		6	<u>В</u> 7
	0	- 1				5	6		0	'	2			. 5	0	
С	0	1	2	CHG 3	#3, (me	·m) 5	6	<u>В</u> 7	0	1	2	BIT 3	#3, (mem 4	ı) 5	6	<u>В</u> 7
D		•			•				cc, mem	•			•			•
	F	LT	LE	ULE	PE/OV	M/MI	Z	C	cc, mem (T)	GE	GΤ	UGT	PO/NOV	P/PL	NZ	NC
E								CALL	cc, mem							
	F	LT	LE	ULE	PE/OV	M/MI	Z	C	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC
F								RET	сс	(1st b	yte cod	e is BOI	H.)			
	F	LT	LE	ULE	PE/OV	M/MI	Z	С	(T)	GE	GT	UGT	PO/NOV	P/PL	NZ	NC

B : Operand size is a byte.
 W : Operand size is a word.
 L : Operand size is a long word.

## Appendix D Differences between TLCS-90 and TLCS-900 Series

Series	TLCS-90	TLCS-900
CPU architecture	8-bit CPU	16-bit CPU
Built-in ROM/built-in RAM	8-bit data bus	16-bit data bus
Built-in I/O	8-bit data bus	8-bit data bus
External data bus	8-bit data bus	8-bit/16-bit data bus (can be mixed)
Program space (except devices with MMU)	64 KB	16MB (linear)
Data space	16MB (bank)	16MB (linear)
Instruction set/instruction mnemonic	TLCS-90	TLCS-90 + $\alpha$ $\alpha$ = enhancement of 16-bit multiply / divide instructions and bit operation instruction. 32-bit load/operation instructions, C compiler instructions, register bank operation instructions, etc.
Instruction code (object code)	Unique to TLCS-90	Unique to TLCS-900 (Different from TLCS-90.)
Addressing mode	TLCS-90	TLCS-90 + $\alpha$ $\alpha = (-\text{Reg}), (\text{Reg} +),$ $(\text{Reg} + \text{disp16}),$ $(\text{Reg} + \text{Reg16}),$ $(\text{nnn})$
General-purpose register	TLCS-90	TLCS-90 + $\alpha$ $\alpha$ = Uses as 32 bits and register bank, and adds a system stack pointer.
Flag (F)	S Z I H X V N C	S Z "0" H "0" V N C  I flag is extended to IFF2 to 0 of status register.X flag is deleted.
Reset	PC ← 0000H (SP does not change.)	PC ←8000H XSP←100H
Built-in ROM address Built-in RAM address Built-in I/O address Direct addressing area (n)	0000H to to FFxxH FFxxH~FFFFH FF00H~FFFFH	undefined 0080H to 0000H~007FH 0000H~00FFH
Interrupt Interrupt start address	0000H + (8 × V)	8000H + (10H × V)
Register to be saved Mask register Mask level	PC & AF IFF 0~1	PC & SR IFF2~0 0~7

Series Item	TLCS-90	TLCS-900
Instruction		
① ADD R, r (word type)	S/Z/V flags don't change.	S/Z/V flag changes.
	S/Z/V flag changes expect add 16 bit register.	
② Shift of A register	「RLCA RRCA RLA RRA SLAA SRAA SLLA SRLA 」 S/Z/V flags don't change in these instruction.  「RLC A RRC A RL A SRA A SLA A SRA A SLA A SRA A SLL A SRL A 」 S/Z/V flag changes in these instruction.	S/Z/V flag changes.

Note: The TLCS-900 series is essentially the same as the TLCS-90 series but with a 16-bit CPU. Built-in I/Os are completely compatible with those of the TLCS-90.

However, six types of instructions used in the TLCS-90 series do not directly correspond with those used in the TLCS-900 series. Thus, when transfering programs designed for the TLCS-90 to the TLCS-900, replace them with equivalents as follows:

Instructions in TLCS-90 but not in TLCS-900	Equivalent instructions in TLCS-900					
EXX	EX BC, BC' EX DE, DE' EX HL, HL'					
EX AF, AF'	EX A, A' EX F, F'					
PUSH AF	PUSH A PUSH F					
POP AF	POP F POP A					
INCX	(32-bit INC instruction)					
DECX	(32-bit DEC instruction)					

Some TLCS-900 series instructions, though basically the same as TLCS-90 instructions, have more functions and more specification items in their operands. They are listed below.

TLCS-90	TLCS-900				
INC reg	INC imm3, reg				
INC mem	INC imm3, mem				
DEC reg	DEC imm3, reg				
DEC mem	DEC imm3, mem				
RLC reg RRC reg RL reg RR reg SLA reg SRA reg SLL reg SRL reg	RLC imm, reg RRC imm, reg RL imm, reg RR imm, reg SLA imm, reg SRA imm, reg SLL imm, reg SRL imm, reg				